mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 01:48:52 +09:00
92 lines
2.6 KiB
C
92 lines
2.6 KiB
C
![]() |
/*
|
||
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
||
|
*
|
||
|
* Shengzhou Liu <Shengzhou.Liu@freescale.com>
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
|
#include <phy.h>
|
||
|
#include <fm_eth.h>
|
||
|
#include <asm/immap_85xx.h>
|
||
|
#include <asm/fsl_serdes.h>
|
||
|
|
||
|
u32 port_to_devdisr[] = {
|
||
|
[FM1_DTSEC1] = FSL_CORENET_DEVDISR2_DTSEC1_1,
|
||
|
[FM1_DTSEC2] = FSL_CORENET_DEVDISR2_DTSEC1_2,
|
||
|
[FM1_DTSEC3] = FSL_CORENET_DEVDISR2_DTSEC1_3,
|
||
|
[FM1_DTSEC4] = FSL_CORENET_DEVDISR2_DTSEC1_4,
|
||
|
[FM1_DTSEC5] = FSL_CORENET_DEVDISR2_DTSEC1_5,
|
||
|
[FM1_DTSEC6] = FSL_CORENET_DEVDISR2_DTSEC1_6,
|
||
|
[FM1_DTSEC9] = FSL_CORENET_DEVDISR2_DTSEC1_9,
|
||
|
[FM1_DTSEC10] = FSL_CORENET_DEVDISR2_DTSEC1_10,
|
||
|
[FM1_10GEC1] = FSL_CORENET_DEVDISR2_10GEC1_1,
|
||
|
[FM1_10GEC2] = FSL_CORENET_DEVDISR2_10GEC1_2,
|
||
|
[FM1_10GEC3] = FSL_CORENET_DEVDISR2_10GEC1_3,
|
||
|
[FM1_10GEC4] = FSL_CORENET_DEVDISR2_10GEC1_4,
|
||
|
};
|
||
|
|
||
|
static int is_device_disabled(enum fm_port port)
|
||
|
{
|
||
|
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
||
|
u32 devdisr2 = in_be32(&gur->devdisr2);
|
||
|
|
||
|
return port_to_devdisr[port] & devdisr2;
|
||
|
}
|
||
|
|
||
|
void fman_disable_port(enum fm_port port)
|
||
|
{
|
||
|
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
||
|
|
||
|
setbits_be32(&gur->devdisr2, port_to_devdisr[port]);
|
||
|
}
|
||
|
|
||
|
phy_interface_t fman_port_enet_if(enum fm_port port)
|
||
|
{
|
||
|
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
||
|
u32 rcwsr13 = in_be32(&gur->rcwsr[13]);
|
||
|
|
||
|
if (is_device_disabled(port))
|
||
|
return PHY_INTERFACE_MODE_NONE;
|
||
|
|
||
|
if ((port == FM1_10GEC1 || port == FM1_10GEC2 ||
|
||
|
port == FM1_10GEC3 || port == FM1_10GEC4) &&
|
||
|
((is_serdes_configured(XAUI_FM1_MAC9)) ||
|
||
|
(is_serdes_configured(XFI_FM1_MAC1)) ||
|
||
|
(is_serdes_configured(XFI_FM1_MAC2)) ||
|
||
|
(is_serdes_configured(XFI_FM1_MAC9)) ||
|
||
|
(is_serdes_configured(XFI_FM1_MAC10))))
|
||
|
return PHY_INTERFACE_MODE_XGMII;
|
||
|
|
||
|
if ((port == FM1_DTSEC3) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) ==
|
||
|
FSL_CORENET_RCWSR13_EC1_DTSEC3_RGMII))
|
||
|
return PHY_INTERFACE_MODE_RGMII;
|
||
|
|
||
|
if ((port == FM1_DTSEC4) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC2) ==
|
||
|
FSL_CORENET_RCWSR13_EC2_DTSEC4_RGMII))
|
||
|
return PHY_INTERFACE_MODE_RGMII;
|
||
|
|
||
|
if ((port == FM1_DTSEC10) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC2) ==
|
||
|
FSL_CORENET_RCWSR13_EC2_DTSEC10_RGMII))
|
||
|
return PHY_INTERFACE_MODE_RGMII;
|
||
|
|
||
|
switch (port) {
|
||
|
case FM1_DTSEC1:
|
||
|
case FM1_DTSEC2:
|
||
|
case FM1_DTSEC3:
|
||
|
case FM1_DTSEC4:
|
||
|
case FM1_DTSEC5:
|
||
|
case FM1_DTSEC6:
|
||
|
case FM1_DTSEC9:
|
||
|
case FM1_DTSEC10:
|
||
|
if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1))
|
||
|
return PHY_INTERFACE_MODE_SGMII;
|
||
|
break;
|
||
|
default:
|
||
|
return PHY_INTERFACE_MODE_NONE;
|
||
|
}
|
||
|
|
||
|
return PHY_INTERFACE_MODE_NONE;
|
||
|
}
|