2003-03-27 21:09:35 +09:00
|
|
|
/*
|
2008-03-25 21:30:07 +09:00
|
|
|
* Cache-handling routined for MIPS CPUs
|
2003-03-27 21:09:35 +09:00
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Wolfgang Denk <wd@denx.de>
|
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
|
|
|
|
2010-10-26 21:34:52 +09:00
|
|
|
#include <asm-offsets.h>
|
2003-03-27 21:09:35 +09:00
|
|
|
#include <config.h>
|
2008-03-25 21:30:06 +09:00
|
|
|
#include <asm/asm.h>
|
2003-03-27 21:09:35 +09:00
|
|
|
#include <asm/regdef.h>
|
|
|
|
#include <asm/mipsregs.h>
|
|
|
|
#include <asm/addrspace.h>
|
|
|
|
#include <asm/cacheops.h>
|
|
|
|
|
2012-04-02 11:57:55 +09:00
|
|
|
#ifndef CONFIG_SYS_MIPS_CACHE_MODE
|
|
|
|
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
|
|
|
#endif
|
|
|
|
|
2008-06-05 22:29:00 +09:00
|
|
|
#define INDEX_BASE CKSEG0
|
2008-03-25 21:30:06 +09:00
|
|
|
|
2008-03-25 21:30:06 +09:00
|
|
|
.macro f_fill64 dst, offset, val
|
|
|
|
LONG_S \val, (\offset + 0 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 1 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 2 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 3 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 4 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 5 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 6 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 7 * LONGSIZE)(\dst)
|
|
|
|
#if LONGSIZE == 4
|
|
|
|
LONG_S \val, (\offset + 8 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 9 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 10 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 11 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 12 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 13 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 14 * LONGSIZE)(\dst)
|
|
|
|
LONG_S \val, (\offset + 15 * LONGSIZE)(\dst)
|
|
|
|
#endif
|
|
|
|
.endm
|
|
|
|
|
2015-01-29 10:28:00 +09:00
|
|
|
.macro cache_loop curr, end, line_sz, op
|
|
|
|
10: cache \op, 0(\curr)
|
|
|
|
PTR_ADDU \curr, \curr, \line_sz
|
|
|
|
bne \curr, \end, 10b
|
|
|
|
.endm
|
|
|
|
|
2015-01-29 10:27:59 +09:00
|
|
|
.macro l1_info sz, line_sz, off
|
|
|
|
.set push
|
|
|
|
.set noat
|
|
|
|
|
|
|
|
mfc0 $1, CP0_CONFIG, 1
|
|
|
|
|
|
|
|
/* detect line size */
|
2016-01-13 05:48:26 +09:00
|
|
|
srl \line_sz, $1, \off + MIPS_CONF1_DL_SHF - MIPS_CONF1_DA_SHF
|
|
|
|
andi \line_sz, \line_sz, (MIPS_CONF1_DL >> MIPS_CONF1_DL_SHF)
|
2015-01-29 10:27:59 +09:00
|
|
|
move \sz, zero
|
|
|
|
beqz \line_sz, 10f
|
|
|
|
li \sz, 2
|
|
|
|
sllv \line_sz, \sz, \line_sz
|
|
|
|
|
|
|
|
/* detect associativity */
|
2016-01-13 05:48:26 +09:00
|
|
|
srl \sz, $1, \off + MIPS_CONF1_DA_SHF - MIPS_CONF1_DA_SHF
|
|
|
|
andi \sz, \sz, (MIPS_CONF1_DA >> MIPS_CONF1_DA_SHF)
|
2016-05-16 18:52:10 +09:00
|
|
|
addiu \sz, \sz, 1
|
2015-01-29 10:27:59 +09:00
|
|
|
|
|
|
|
/* sz *= line_sz */
|
|
|
|
mul \sz, \sz, \line_sz
|
|
|
|
|
|
|
|
/* detect log32(sets) */
|
2016-01-13 05:48:26 +09:00
|
|
|
srl $1, $1, \off + MIPS_CONF1_DS_SHF - MIPS_CONF1_DA_SHF
|
|
|
|
andi $1, $1, (MIPS_CONF1_DS >> MIPS_CONF1_DS_SHF)
|
2015-01-29 10:27:59 +09:00
|
|
|
addiu $1, $1, 1
|
|
|
|
andi $1, $1, 0x7
|
|
|
|
|
|
|
|
/* sz <<= log32(sets) */
|
|
|
|
sllv \sz, \sz, $1
|
|
|
|
|
|
|
|
/* sz *= 32 */
|
|
|
|
li $1, 32
|
|
|
|
mul \sz, \sz, $1
|
|
|
|
10:
|
|
|
|
.set pop
|
|
|
|
.endm
|
2011-05-07 00:18:13 +09:00
|
|
|
/*
|
|
|
|
* mips_cache_reset - low level initialisation of the primary caches
|
|
|
|
*
|
|
|
|
* This routine initialises the primary caches to ensure that they have good
|
|
|
|
* parity. It must be called by the ROM before any cached locations are used
|
|
|
|
* to prevent the possibility of data with bad parity being written to memory.
|
|
|
|
*
|
|
|
|
* To initialise the instruction cache it is essential that a source of data
|
|
|
|
* with good parity is available. This routine will initialise an area of
|
|
|
|
* memory starting at location zero to be used as a source of parity.
|
|
|
|
*
|
|
|
|
* RETURNS: N/A
|
|
|
|
*
|
|
|
|
*/
|
2016-09-21 19:18:52 +09:00
|
|
|
#define R_IC_SIZE t2
|
|
|
|
#define R_IC_LINE t8
|
|
|
|
#define R_DC_SIZE t3
|
|
|
|
#define R_DC_LINE t9
|
2015-01-29 10:28:01 +09:00
|
|
|
LEAF(mips_cache_reset)
|
2016-05-27 22:28:04 +09:00
|
|
|
#ifndef CONFIG_SYS_CACHE_SIZE_AUTO
|
2016-09-21 19:18:52 +09:00
|
|
|
li R_IC_SIZE, CONFIG_SYS_ICACHE_SIZE
|
|
|
|
li R_IC_LINE, CONFIG_SYS_ICACHE_LINE_SIZE
|
2013-11-08 20:18:42 +09:00
|
|
|
#else
|
2016-09-21 19:18:52 +09:00
|
|
|
l1_info R_IC_SIZE, R_IC_LINE, MIPS_CONF1_IA_SHF
|
2013-11-08 20:18:42 +09:00
|
|
|
#endif
|
|
|
|
|
2016-05-27 22:28:04 +09:00
|
|
|
#ifndef CONFIG_SYS_CACHE_SIZE_AUTO
|
2016-09-21 19:18:52 +09:00
|
|
|
li R_DC_SIZE, CONFIG_SYS_DCACHE_SIZE
|
|
|
|
li R_DC_LINE, CONFIG_SYS_DCACHE_LINE_SIZE
|
2013-11-08 20:18:42 +09:00
|
|
|
#else
|
2016-09-21 19:18:52 +09:00
|
|
|
l1_info R_DC_SIZE, R_DC_LINE, MIPS_CONF1_DA_SHF
|
2013-11-08 20:18:42 +09:00
|
|
|
#endif
|
|
|
|
|
2015-01-29 10:28:02 +09:00
|
|
|
#ifdef CONFIG_SYS_MIPS_CACHE_INIT_RAM_LOAD
|
|
|
|
|
2013-11-08 20:18:42 +09:00
|
|
|
/* Determine the largest L1 cache size */
|
2016-05-27 22:28:04 +09:00
|
|
|
#ifndef CONFIG_SYS_CACHE_SIZE_AUTO
|
2013-11-08 20:18:42 +09:00
|
|
|
#if CONFIG_SYS_ICACHE_SIZE > CONFIG_SYS_DCACHE_SIZE
|
|
|
|
li v0, CONFIG_SYS_ICACHE_SIZE
|
|
|
|
#else
|
|
|
|
li v0, CONFIG_SYS_DCACHE_SIZE
|
|
|
|
#endif
|
|
|
|
#else
|
2016-09-21 19:18:52 +09:00
|
|
|
move v0, R_IC_SIZE
|
|
|
|
sltu t1, R_IC_SIZE, R_DC_SIZE
|
|
|
|
movn v0, R_DC_SIZE, t1
|
2013-11-08 20:18:42 +09:00
|
|
|
#endif
|
2008-03-25 21:30:06 +09:00
|
|
|
/*
|
|
|
|
* Now clear that much memory starting from zero.
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
2008-06-05 22:29:00 +09:00
|
|
|
PTR_LI a0, CKSEG1
|
2008-03-25 21:30:06 +09:00
|
|
|
PTR_ADDU a1, a0, v0
|
|
|
|
2: PTR_ADDIU a0, 64
|
|
|
|
f_fill64 a0, -64, zero
|
|
|
|
bne a0, a1, 2b
|
2003-06-28 06:31:46 +09:00
|
|
|
|
2015-01-29 10:28:02 +09:00
|
|
|
#endif /* CONFIG_SYS_MIPS_CACHE_INIT_RAM_LOAD */
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2015-01-29 10:28:03 +09:00
|
|
|
/*
|
|
|
|
* The TagLo registers used depend upon the CPU implementation, but the
|
|
|
|
* architecture requires that it is safe for software to write to both
|
|
|
|
* TagLo selects 0 & 2 covering supported cases.
|
|
|
|
*/
|
|
|
|
mtc0 zero, CP0_TAGLO
|
|
|
|
mtc0 zero, CP0_TAGLO, 2
|
|
|
|
|
2008-03-25 21:30:06 +09:00
|
|
|
/*
|
2015-01-29 10:28:02 +09:00
|
|
|
* The caches are probably in an indeterminate state, so we force good
|
|
|
|
* parity into them by doing an invalidate for each line. If
|
|
|
|
* CONFIG_SYS_MIPS_CACHE_INIT_RAM_LOAD is set then we'll proceed to
|
|
|
|
* perform a load/fill & a further invalidate for each line, assuming
|
|
|
|
* that the bottom of RAM (having just been cleared) will generate good
|
|
|
|
* parity for the cache.
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
|
|
|
|
2008-03-25 21:30:06 +09:00
|
|
|
/*
|
|
|
|
* Initialize the I-cache first,
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
2016-09-21 19:18:52 +09:00
|
|
|
blez R_IC_SIZE, 1f
|
2015-01-29 10:28:01 +09:00
|
|
|
PTR_LI t0, INDEX_BASE
|
2016-09-21 19:18:52 +09:00
|
|
|
PTR_ADDU t1, t0, R_IC_SIZE
|
2015-01-29 10:28:01 +09:00
|
|
|
/* clear tag to invalidate */
|
2016-09-21 19:18:52 +09:00
|
|
|
cache_loop t0, t1, R_IC_LINE, INDEX_STORE_TAG_I
|
2015-01-29 10:28:02 +09:00
|
|
|
#ifdef CONFIG_SYS_MIPS_CACHE_INIT_RAM_LOAD
|
2015-01-29 10:28:01 +09:00
|
|
|
/* fill once, so data field parity is correct */
|
|
|
|
PTR_LI t0, INDEX_BASE
|
2016-09-21 19:18:52 +09:00
|
|
|
cache_loop t0, t1, R_IC_LINE, FILL
|
2015-01-29 10:28:01 +09:00
|
|
|
/* invalidate again - prudent but not strictly neccessary */
|
|
|
|
PTR_LI t0, INDEX_BASE
|
2016-09-21 19:18:52 +09:00
|
|
|
cache_loop t0, t1, R_IC_LINE, INDEX_STORE_TAG_I
|
2015-01-29 10:28:02 +09:00
|
|
|
#endif
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2016-09-21 19:18:49 +09:00
|
|
|
/* Enable use of the I-cache by setting Config.K0 */
|
|
|
|
sync
|
|
|
|
mfc0 t0, CP0_CONFIG
|
|
|
|
li t1, CONFIG_SYS_MIPS_CACHE_MODE
|
|
|
|
#if __mips_isa_rev >= 2
|
|
|
|
ins t0, t1, 0, 3
|
|
|
|
#else
|
|
|
|
ori t0, t0, CONF_CM_CMASK
|
|
|
|
xori t0, t0, CONF_CM_CMASK
|
|
|
|
or t0, t0, t1
|
|
|
|
#endif
|
|
|
|
mtc0 t0, CP0_CONFIG
|
|
|
|
|
2008-03-25 21:30:06 +09:00
|
|
|
/*
|
|
|
|
* then initialize D-cache.
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
2016-09-21 19:18:52 +09:00
|
|
|
1: blez R_DC_SIZE, 3f
|
2015-01-29 10:28:01 +09:00
|
|
|
PTR_LI t0, INDEX_BASE
|
2016-09-21 19:18:52 +09:00
|
|
|
PTR_ADDU t1, t0, R_DC_SIZE
|
2015-01-29 10:28:01 +09:00
|
|
|
/* clear all tags */
|
2016-09-21 19:18:52 +09:00
|
|
|
cache_loop t0, t1, R_DC_LINE, INDEX_STORE_TAG_D
|
2015-01-29 10:28:02 +09:00
|
|
|
#ifdef CONFIG_SYS_MIPS_CACHE_INIT_RAM_LOAD
|
2015-01-29 10:28:01 +09:00
|
|
|
/* load from each line (in cached space) */
|
|
|
|
PTR_LI t0, INDEX_BASE
|
|
|
|
2: LONG_L zero, 0(t0)
|
2016-09-21 19:18:52 +09:00
|
|
|
PTR_ADDU t0, R_DC_LINE
|
2015-01-29 10:28:01 +09:00
|
|
|
bne t0, t1, 2b
|
|
|
|
/* clear all tags */
|
|
|
|
PTR_LI t0, INDEX_BASE
|
2016-09-21 19:18:52 +09:00
|
|
|
cache_loop t0, t1, R_DC_LINE, INDEX_STORE_TAG_D
|
2015-01-29 10:28:02 +09:00
|
|
|
#endif
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2015-01-29 10:28:01 +09:00
|
|
|
3: jr ra
|
2008-03-25 21:30:06 +09:00
|
|
|
END(mips_cache_reset)
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/*
|
|
|
|
* dcache_status - get cache status
|
|
|
|
*
|
|
|
|
* RETURNS: 0 - cache disabled; 1 - cache enabled
|
|
|
|
*
|
|
|
|
*/
|
2008-03-25 21:30:06 +09:00
|
|
|
LEAF(dcache_status)
|
2008-03-25 21:30:07 +09:00
|
|
|
mfc0 t0, CP0_CONFIG
|
|
|
|
li t1, CONF_CM_UNCACHED
|
|
|
|
andi t0, t0, CONF_CM_CMASK
|
|
|
|
move v0, zero
|
|
|
|
beq t0, t1, 2f
|
|
|
|
li v0, 1
|
|
|
|
2: jr ra
|
2008-03-25 21:30:06 +09:00
|
|
|
END(dcache_status)
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/*
|
|
|
|
* dcache_disable - disable cache
|
|
|
|
*
|
|
|
|
* RETURNS: N/A
|
|
|
|
*
|
|
|
|
*/
|
2008-03-25 21:30:06 +09:00
|
|
|
LEAF(dcache_disable)
|
2003-03-27 21:09:35 +09:00
|
|
|
mfc0 t0, CP0_CONFIG
|
|
|
|
li t1, -8
|
|
|
|
and t0, t0, t1
|
|
|
|
ori t0, t0, CONF_CM_UNCACHED
|
2007-10-27 15:27:06 +09:00
|
|
|
mtc0 t0, CP0_CONFIG
|
2008-04-17 23:35:13 +09:00
|
|
|
jr ra
|
2008-03-25 21:30:06 +09:00
|
|
|
END(dcache_disable)
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/*
|
|
|
|
* dcache_enable - enable cache
|
|
|
|
*
|
|
|
|
* RETURNS: N/A
|
|
|
|
*
|
|
|
|
*/
|
2008-05-03 13:51:28 +09:00
|
|
|
LEAF(dcache_enable)
|
|
|
|
mfc0 t0, CP0_CONFIG
|
|
|
|
ori t0, CONF_CM_CMASK
|
|
|
|
xori t0, CONF_CM_CMASK
|
2012-04-02 11:57:55 +09:00
|
|
|
ori t0, CONFIG_SYS_MIPS_CACHE_MODE
|
2008-05-03 13:51:28 +09:00
|
|
|
mtc0 t0, CP0_CONFIG
|
|
|
|
jr ra
|
|
|
|
END(dcache_enable)
|