mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-24 11:59:46 +09:00
54 lines
1.6 KiB
ArmAsm
54 lines
1.6 KiB
ArmAsm
|
/*
|
||
|
|
* code for switching cores into non-secure state
|
||
|
|
*
|
||
|
|
* Copyright (c) 2013 Andre Przywara <andre.przywara@linaro.org>
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <config.h>
|
||
|
|
|
||
|
|
/* the vector table for secure state */
|
||
|
|
_monitor_vectors:
|
||
|
|
.word 0 /* reset */
|
||
|
|
.word 0 /* undef */
|
||
|
|
adr pc, _secure_monitor
|
||
|
|
.word 0
|
||
|
|
.word 0
|
||
|
|
.word 0
|
||
|
|
.word 0
|
||
|
|
.word 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* secure monitor handler
|
||
|
|
* U-boot calls this "software interrupt" in start.S
|
||
|
|
* This is executed on a "smc" instruction, we use a "smc #0" to switch
|
||
|
|
* to non-secure state.
|
||
|
|
* We use only r0 and r1 here, due to constraints in the caller.
|
||
|
|
*/
|
||
|
|
.align 5
|
||
|
|
_secure_monitor:
|
||
|
|
mrc p15, 0, r1, c1, c1, 0 @ read SCR
|
||
|
|
bic r1, r1, #0x4e @ clear IRQ, FIQ, EA, nET bits
|
||
|
|
orr r1, r1, #0x31 @ enable NS, AW, FW bits
|
||
|
|
|
||
|
|
mcr p15, 0, r1, c1, c1, 0 @ write SCR (with NS bit set)
|
||
|
|
|
||
|
|
movs pc, lr @ return to non-secure SVC
|