2011-10-14 11:58:26 +09:00
|
|
|
/*
|
|
|
|
* board.c
|
|
|
|
*
|
|
|
|
* Common board functions for AM33XX based boards
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2011-10-14 11:58:26 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2014-10-23 12:37:10 +09:00
|
|
|
#include <dm.h>
|
2012-07-31 08:13:10 +09:00
|
|
|
#include <errno.h>
|
2014-10-23 12:37:11 +09:00
|
|
|
#include <ns16550.h>
|
2012-08-14 04:03:19 +09:00
|
|
|
#include <spl.h>
|
2011-10-14 11:58:26 +09:00
|
|
|
#include <asm/arch/cpu.h>
|
|
|
|
#include <asm/arch/hardware.h>
|
2012-01-10 05:38:59 +09:00
|
|
|
#include <asm/arch/omap.h>
|
2011-10-14 11:58:26 +09:00
|
|
|
#include <asm/arch/ddr_defs.h>
|
|
|
|
#include <asm/arch/clock.h>
|
2012-06-04 14:35:34 +09:00
|
|
|
#include <asm/arch/gpio.h>
|
2012-11-06 22:06:30 +09:00
|
|
|
#include <asm/arch/mem.h>
|
2012-01-10 05:38:59 +09:00
|
|
|
#include <asm/arch/mmc_host_def.h>
|
2012-08-01 02:50:01 +09:00
|
|
|
#include <asm/arch/sys_proto.h>
|
2011-10-14 11:58:26 +09:00
|
|
|
#include <asm/io.h>
|
2012-07-04 00:51:34 +09:00
|
|
|
#include <asm/emif.h>
|
2012-08-01 00:55:01 +09:00
|
|
|
#include <asm/gpio.h>
|
2012-07-31 08:13:10 +09:00
|
|
|
#include <i2c.h>
|
|
|
|
#include <miiphy.h>
|
|
|
|
#include <cpsw.h>
|
2016-09-21 11:28:55 +09:00
|
|
|
#include <linux/errno.h>
|
2013-08-31 05:28:44 +09:00
|
|
|
#include <linux/compiler.h>
|
2012-11-06 22:48:23 +09:00
|
|
|
#include <linux/usb/ch9.h>
|
|
|
|
#include <linux/usb/gadget.h>
|
|
|
|
#include <linux/usb/musb.h>
|
|
|
|
#include <asm/omap_musb.h>
|
2013-08-28 22:00:28 +09:00
|
|
|
#include <asm/davinci_rtc.h>
|
2011-10-14 11:58:26 +09:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2015-12-07 01:09:59 +09:00
|
|
|
#if !CONFIG_IS_ENABLED(OF_CONTROL)
|
2014-10-23 12:37:11 +09:00
|
|
|
static const struct ns16550_platdata am33xx_serial[] = {
|
2016-03-08 12:08:49 +09:00
|
|
|
{ .base = CONFIG_SYS_NS16550_COM1, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
2015-08-01 08:55:08 +09:00
|
|
|
# ifdef CONFIG_SYS_NS16550_COM2
|
2016-03-08 12:08:49 +09:00
|
|
|
{ .base = CONFIG_SYS_NS16550_COM2, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
2015-08-01 08:55:08 +09:00
|
|
|
# ifdef CONFIG_SYS_NS16550_COM3
|
2016-03-08 12:08:49 +09:00
|
|
|
{ .base = CONFIG_SYS_NS16550_COM3, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
|
|
|
{ .base = CONFIG_SYS_NS16550_COM4, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
|
|
|
{ .base = CONFIG_SYS_NS16550_COM5, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
|
|
|
{ .base = CONFIG_SYS_NS16550_COM6, .reg_shift = 2, .clock = CONFIG_SYS_NS16550_CLK },
|
2014-10-23 12:37:11 +09:00
|
|
|
# endif
|
2015-08-01 08:55:08 +09:00
|
|
|
# endif
|
2014-10-23 12:37:11 +09:00
|
|
|
};
|
|
|
|
|
|
|
|
U_BOOT_DEVICES(am33xx_uarts) = {
|
2015-12-07 01:09:59 +09:00
|
|
|
{ "ns16550_serial", &am33xx_serial[0] },
|
2014-10-23 12:37:11 +09:00
|
|
|
# ifdef CONFIG_SYS_NS16550_COM2
|
2015-12-07 01:09:59 +09:00
|
|
|
{ "ns16550_serial", &am33xx_serial[1] },
|
2014-10-23 12:37:11 +09:00
|
|
|
# ifdef CONFIG_SYS_NS16550_COM3
|
2015-12-07 01:09:59 +09:00
|
|
|
{ "ns16550_serial", &am33xx_serial[2] },
|
|
|
|
{ "ns16550_serial", &am33xx_serial[3] },
|
|
|
|
{ "ns16550_serial", &am33xx_serial[4] },
|
|
|
|
{ "ns16550_serial", &am33xx_serial[5] },
|
2014-10-23 12:37:11 +09:00
|
|
|
# endif
|
|
|
|
# endif
|
|
|
|
};
|
2016-01-06 02:17:15 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_DM_GPIO
|
|
|
|
static const struct omap_gpio_platdata am33xx_gpio[] = {
|
|
|
|
{ 0, AM33XX_GPIO0_BASE },
|
|
|
|
{ 1, AM33XX_GPIO1_BASE },
|
|
|
|
{ 2, AM33XX_GPIO2_BASE },
|
|
|
|
{ 3, AM33XX_GPIO3_BASE },
|
|
|
|
#ifdef CONFIG_AM43XX
|
|
|
|
{ 4, AM33XX_GPIO4_BASE },
|
|
|
|
{ 5, AM33XX_GPIO5_BASE },
|
2015-08-01 08:55:08 +09:00
|
|
|
#endif
|
2016-01-06 02:17:15 +09:00
|
|
|
};
|
2014-10-23 12:37:11 +09:00
|
|
|
|
2016-01-06 02:17:15 +09:00
|
|
|
U_BOOT_DEVICES(am33xx_gpios) = {
|
|
|
|
{ "gpio_omap", &am33xx_gpio[0] },
|
|
|
|
{ "gpio_omap", &am33xx_gpio[1] },
|
|
|
|
{ "gpio_omap", &am33xx_gpio[2] },
|
|
|
|
{ "gpio_omap", &am33xx_gpio[3] },
|
|
|
|
#ifdef CONFIG_AM43XX
|
|
|
|
{ "gpio_omap", &am33xx_gpio[4] },
|
|
|
|
{ "gpio_omap", &am33xx_gpio[5] },
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|
2014-10-23 12:37:10 +09:00
|
|
|
|
2015-08-01 08:55:08 +09:00
|
|
|
#ifndef CONFIG_DM_GPIO
|
2014-02-11 01:41:49 +09:00
|
|
|
static const struct gpio_bank gpio_bank_am33xx[] = {
|
2015-08-01 08:55:09 +09:00
|
|
|
{ (void *)AM33XX_GPIO0_BASE },
|
|
|
|
{ (void *)AM33XX_GPIO1_BASE },
|
|
|
|
{ (void *)AM33XX_GPIO2_BASE },
|
|
|
|
{ (void *)AM33XX_GPIO3_BASE },
|
2014-02-11 01:41:49 +09:00
|
|
|
#ifdef CONFIG_AM43XX
|
2015-08-01 08:55:09 +09:00
|
|
|
{ (void *)AM33XX_GPIO4_BASE },
|
|
|
|
{ (void *)AM33XX_GPIO5_BASE },
|
2014-02-11 01:41:49 +09:00
|
|
|
#endif
|
2012-06-04 14:35:34 +09:00
|
|
|
};
|
|
|
|
|
|
|
|
const struct gpio_bank *const omap_gpio_bank = gpio_bank_am33xx;
|
2014-10-23 12:37:10 +09:00
|
|
|
#endif
|
|
|
|
|
2012-01-10 05:38:58 +09:00
|
|
|
#if defined(CONFIG_OMAP_HSMMC) && !defined(CONFIG_SPL_BUILD)
|
2012-10-18 10:21:10 +09:00
|
|
|
int cpu_mmc_init(bd_t *bis)
|
2012-01-10 05:38:58 +09:00
|
|
|
{
|
2012-08-09 02:31:08 +09:00
|
|
|
int ret;
|
2012-10-18 10:21:10 +09:00
|
|
|
|
2012-12-03 11:19:47 +09:00
|
|
|
ret = omap_mmc_init(0, 0, 0, -1, -1);
|
2012-08-09 02:31:08 +09:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2012-12-03 11:19:47 +09:00
|
|
|
return omap_mmc_init(1, 0, 0, -1, -1);
|
2012-01-10 05:38:58 +09:00
|
|
|
}
|
|
|
|
#endif
|
2012-01-10 05:38:59 +09:00
|
|
|
|
2012-11-06 22:48:23 +09:00
|
|
|
/* AM33XX has two MUSB controllers which can be host or gadget */
|
2015-08-05 00:04:06 +09:00
|
|
|
#if (defined(CONFIG_USB_MUSB_GADGET) || defined(CONFIG_USB_MUSB_HOST)) && \
|
2016-11-17 18:08:07 +09:00
|
|
|
(defined(CONFIG_AM335X_USB0) || defined(CONFIG_AM335X_USB1)) && \
|
|
|
|
(!defined(CONFIG_DM_USB))
|
2012-11-06 22:48:23 +09:00
|
|
|
static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
|
|
|
|
|
|
|
|
/* USB 2.0 PHY Control */
|
|
|
|
#define CM_PHY_PWRDN (1 << 0)
|
|
|
|
#define CM_PHY_OTG_PWRDN (1 << 1)
|
|
|
|
#define OTGVDET_EN (1 << 19)
|
|
|
|
#define OTGSESSENDEN (1 << 20)
|
|
|
|
|
|
|
|
static void am33xx_usb_set_phy_power(u8 on, u32 *reg_addr)
|
|
|
|
{
|
|
|
|
if (on) {
|
|
|
|
clrsetbits_le32(reg_addr, CM_PHY_PWRDN | CM_PHY_OTG_PWRDN,
|
|
|
|
OTGVDET_EN | OTGSESSENDEN);
|
|
|
|
} else {
|
|
|
|
clrsetbits_le32(reg_addr, 0, CM_PHY_PWRDN | CM_PHY_OTG_PWRDN);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct musb_hdrc_config musb_config = {
|
|
|
|
.multipoint = 1,
|
|
|
|
.dyn_fifo = 1,
|
|
|
|
.num_eps = 16,
|
|
|
|
.ram_bits = 12,
|
|
|
|
};
|
|
|
|
|
|
|
|
#ifdef CONFIG_AM335X_USB0
|
|
|
|
static void am33xx_otg0_set_phy_power(u8 on)
|
|
|
|
{
|
|
|
|
am33xx_usb_set_phy_power(on, &cdev->usb_ctrl0);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct omap_musb_board_data otg0_board_data = {
|
|
|
|
.set_phy_power = am33xx_otg0_set_phy_power,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct musb_hdrc_platform_data otg0_plat = {
|
|
|
|
.mode = CONFIG_AM335X_USB0_MODE,
|
|
|
|
.config = &musb_config,
|
|
|
|
.power = 50,
|
|
|
|
.platform_ops = &musb_dsps_ops,
|
|
|
|
.board_data = &otg0_board_data,
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_AM335X_USB1
|
|
|
|
static void am33xx_otg1_set_phy_power(u8 on)
|
|
|
|
{
|
|
|
|
am33xx_usb_set_phy_power(on, &cdev->usb_ctrl1);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct omap_musb_board_data otg1_board_data = {
|
|
|
|
.set_phy_power = am33xx_otg1_set_phy_power,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct musb_hdrc_platform_data otg1_plat = {
|
|
|
|
.mode = CONFIG_AM335X_USB1_MODE,
|
|
|
|
.config = &musb_config,
|
|
|
|
.power = 50,
|
|
|
|
.platform_ops = &musb_dsps_ops,
|
|
|
|
.board_data = &otg1_board_data,
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int arch_misc_init(void)
|
|
|
|
{
|
2016-11-17 18:08:07 +09:00
|
|
|
#ifndef CONFIG_DM_USB
|
2012-11-06 22:48:23 +09:00
|
|
|
#ifdef CONFIG_AM335X_USB0
|
|
|
|
musb_register(&otg0_plat, &otg0_board_data,
|
2013-03-15 19:07:02 +09:00
|
|
|
(void *)USB0_OTG_BASE);
|
2012-11-06 22:48:23 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_AM335X_USB1
|
|
|
|
musb_register(&otg1_plat, &otg1_board_data,
|
2013-03-15 19:07:02 +09:00
|
|
|
(void *)USB1_OTG_BASE);
|
2016-11-17 18:08:07 +09:00
|
|
|
#endif
|
2016-11-17 18:08:09 +09:00
|
|
|
#else
|
|
|
|
struct udevice *dev;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = uclass_first_device(UCLASS_MISC, &dev);
|
|
|
|
if (ret || !dev)
|
|
|
|
return ret;
|
2012-11-06 22:48:23 +09:00
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
2013-06-05 14:47:56 +09:00
|
|
|
|
2014-04-09 21:25:57 +09:00
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
2014-05-22 01:57:22 +09:00
|
|
|
/*
|
|
|
|
* In the case of non-SPL based booting we'll want to call these
|
|
|
|
* functions a tiny bit later as it will require gd to be set and cleared
|
|
|
|
* and that's not true in s_init in this case so we cannot do it there.
|
|
|
|
*/
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
prcm_init();
|
|
|
|
set_mux_conf_regs();
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-08-31 05:28:44 +09:00
|
|
|
/*
|
|
|
|
* This function is the place to do per-board things such as ramp up the
|
|
|
|
* MPU clock frequency.
|
|
|
|
*/
|
|
|
|
__weak void am33xx_spl_board_init(void)
|
|
|
|
{
|
2013-08-14 23:51:31 +09:00
|
|
|
do_setup_dpll(&dpll_core_regs, &dpll_core_opp100);
|
|
|
|
do_setup_dpll(&dpll_mpu_regs, &dpll_mpu_opp100);
|
2013-08-31 05:28:44 +09:00
|
|
|
}
|
|
|
|
|
2013-11-04 22:05:00 +09:00
|
|
|
#if defined(CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC)
|
2013-07-30 14:18:54 +09:00
|
|
|
static void rtc32k_enable(void)
|
2013-06-05 14:47:56 +09:00
|
|
|
{
|
2013-08-28 22:00:28 +09:00
|
|
|
struct davinci_rtc *rtc = (struct davinci_rtc *)RTC_BASE;
|
2013-06-05 14:47:56 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Unlock the RTC's registers. For more details please see the
|
|
|
|
* RTC_SS section of the TRM. In order to unlock we need to
|
|
|
|
* write these specific values (keys) in this order.
|
|
|
|
*/
|
2013-08-28 22:00:28 +09:00
|
|
|
writel(RTC_KICK0R_WE, &rtc->kick0r);
|
|
|
|
writel(RTC_KICK1R_WE, &rtc->kick1r);
|
2013-06-05 14:47:56 +09:00
|
|
|
|
|
|
|
/* Enable the RTC 32K OSC by setting bits 3 and 6. */
|
|
|
|
writel((1 << 3) | (1 << 6), &rtc->osc);
|
|
|
|
}
|
2013-11-04 22:05:00 +09:00
|
|
|
#endif
|
2013-06-04 18:00:57 +09:00
|
|
|
|
2013-07-30 14:18:54 +09:00
|
|
|
static void uart_soft_reset(void)
|
2013-06-04 18:00:57 +09:00
|
|
|
{
|
|
|
|
struct uart_sys *uart_base = (struct uart_sys *)DEFAULT_UART_BASE;
|
|
|
|
u32 regval;
|
|
|
|
|
|
|
|
regval = readl(&uart_base->uartsyscfg);
|
|
|
|
regval |= UART_RESET;
|
|
|
|
writel(regval, &uart_base->uartsyscfg);
|
|
|
|
while ((readl(&uart_base->uartsyssts) &
|
|
|
|
UART_CLK_RUNNING_MASK) != UART_CLK_RUNNING_MASK)
|
|
|
|
;
|
|
|
|
|
|
|
|
/* Disable smart idle */
|
|
|
|
regval = readl(&uart_base->uartsyscfg);
|
|
|
|
regval |= UART_SMART_IDLE_EN;
|
|
|
|
writel(regval, &uart_base->uartsyscfg);
|
|
|
|
}
|
2013-07-30 14:18:54 +09:00
|
|
|
|
|
|
|
static void watchdog_disable(void)
|
|
|
|
{
|
|
|
|
struct wd_timer *wdtimer = (struct wd_timer *)WDT_BASE;
|
|
|
|
|
|
|
|
writel(0xAAAA, &wdtimer->wdtwspr);
|
|
|
|
while (readl(&wdtimer->wdtwwps) != 0x0)
|
|
|
|
;
|
|
|
|
writel(0x5555, &wdtimer->wdtwspr);
|
|
|
|
while (readl(&wdtimer->wdtwwps) != 0x0)
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
2016-10-14 14:05:23 +09:00
|
|
|
void s_init(void)
|
2015-03-04 00:03:02 +09:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2016-10-14 14:05:23 +09:00
|
|
|
void early_system_init(void)
|
2013-07-30 14:18:54 +09:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* The ROM will only have set up sufficient pinmux to allow for the
|
|
|
|
* first 4KiB NOR to be read, we must finish doing what we know of
|
|
|
|
* the NOR mux in this space in order to continue.
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_NOR_BOOT
|
|
|
|
enable_norboot_pin_mux();
|
|
|
|
#endif
|
|
|
|
watchdog_disable();
|
|
|
|
set_uart_mux_conf();
|
2016-10-14 14:05:24 +09:00
|
|
|
setup_early_clocks();
|
2013-07-30 14:18:54 +09:00
|
|
|
uart_soft_reset();
|
2016-10-14 14:05:25 +09:00
|
|
|
#ifdef CONFIG_TI_I2C_BOARD_DETECT
|
|
|
|
do_board_detect();
|
|
|
|
#endif
|
2013-11-04 22:05:00 +09:00
|
|
|
#if defined(CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC)
|
2013-07-30 14:18:54 +09:00
|
|
|
/* Enable RTC32K clock */
|
|
|
|
rtc32k_enable();
|
2013-11-04 22:05:00 +09:00
|
|
|
#endif
|
2013-07-30 14:18:54 +09:00
|
|
|
}
|
2016-10-14 14:05:23 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
void board_init_f(ulong dummy)
|
|
|
|
{
|
|
|
|
early_system_init();
|
|
|
|
board_early_init_f();
|
|
|
|
sdram_init();
|
|
|
|
}
|
2014-03-06 04:57:47 +09:00
|
|
|
#endif
|
2016-10-14 14:05:23 +09:00
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int arch_cpu_init_dm(void)
|
|
|
|
{
|
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
early_system_init();
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|