u-boot-brain/arch/arm/dts/socfpga_cyclone5_de0_nano_soc-u-boot.dtsi

45 lines
514 B
Plaintext
Raw Normal View History

// SPDX-License-Identifier: GPL-2.0+
/*
* U-Boot additions
*
* Copyright Altera Corporation (C) 2015
* Copyright (c) 2018 Simon Goldschmidt
*/
#include "socfpga-common-u-boot.dtsi"
/{
aliases {
udc0 = &usb1;
};
};
&watchdog0 {
status = "disabled";
};
&mmc {
u-boot,dm-pre-reloc;
};
&uart0 {
clock-frequency = <100000000>;
u-boot,dm-pre-reloc;
};
&uart1 {
clock-frequency = <100000000>;
};
&porta {
bank-name = "porta";
};
&portb {
bank-name = "portb";
};
&portc {
bank-name = "portc";
};