2013-08-29 22:31:56 +09:00
|
|
|
/*
|
|
|
|
* SPI flash probing
|
|
|
|
*
|
|
|
|
* Copyright (C) 2008 Atmel Corporation
|
|
|
|
* Copyright (C) 2010 Reinhard Meyer, EMK Elektronik
|
|
|
|
* Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
|
|
|
|
*
|
2013-10-11 02:02:55 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2013-08-29 22:31:56 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <fdtdec.h>
|
|
|
|
#include <malloc.h>
|
|
|
|
#include <spi.h>
|
|
|
|
#include <spi_flash.h>
|
2013-12-04 08:43:27 +09:00
|
|
|
#include <asm/io.h>
|
2013-08-29 22:31:56 +09:00
|
|
|
|
2013-09-26 19:30:15 +09:00
|
|
|
#include "sf_internal.h"
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2014-01-11 18:40:28 +09:00
|
|
|
/* Read commands array */
|
|
|
|
static u8 spi_read_cmds_array[] = {
|
|
|
|
CMD_READ_ARRAY_SLOW,
|
|
|
|
CMD_READ_DUAL_OUTPUT_FAST,
|
|
|
|
CMD_READ_DUAL_IO_FAST,
|
2014-01-11 18:43:11 +09:00
|
|
|
CMD_READ_QUAD_OUTPUT_FAST,
|
2014-01-11 18:40:28 +09:00
|
|
|
};
|
|
|
|
|
2013-12-26 17:24:57 +09:00
|
|
|
static int spi_flash_set_qeb(struct spi_flash *flash, u8 idcode0)
|
|
|
|
{
|
|
|
|
switch (idcode0) {
|
|
|
|
#if defined(CONFIG_SPI_FLASH_SPANSION) || defined(CONFIG_SPI_FLASH_WINBOND)
|
|
|
|
case SPI_FLASH_CFI_MFR_SPANSION:
|
|
|
|
case SPI_FLASH_CFI_MFR_WINBOND:
|
|
|
|
return spi_flash_set_qeb_winspan(flash);
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPI_FLASH_STMICRO
|
|
|
|
case SPI_FLASH_CFI_MFR_STMICRO:
|
|
|
|
debug("SF: QEB is volatile for %02x flash\n", idcode0);
|
|
|
|
return 0;
|
|
|
|
#endif
|
|
|
|
default:
|
|
|
|
printf("SF: Need set QEB func for %02x flash\n", idcode0);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-10-07 23:04:56 +09:00
|
|
|
static struct spi_flash *spi_flash_validate_params(struct spi_slave *spi,
|
|
|
|
u8 *idcode)
|
2013-09-24 19:31:23 +09:00
|
|
|
{
|
|
|
|
const struct spi_flash_params *params;
|
|
|
|
struct spi_flash *flash;
|
2014-01-11 18:40:28 +09:00
|
|
|
u8 cmd;
|
2013-09-24 19:31:23 +09:00
|
|
|
u16 jedec = idcode[1] << 8 | idcode[2];
|
2013-09-28 20:19:37 +09:00
|
|
|
u16 ext_jedec = idcode[3] << 8 | idcode[4];
|
2013-09-24 19:31:23 +09:00
|
|
|
|
2013-12-24 03:04:42 +09:00
|
|
|
params = spi_flash_params_table;
|
|
|
|
for (; params->name != NULL; params++) {
|
2013-09-24 19:31:23 +09:00
|
|
|
if ((params->jedec >> 16) == idcode[0]) {
|
2013-09-28 20:19:37 +09:00
|
|
|
if ((params->jedec & 0xFFFF) == jedec) {
|
|
|
|
if (params->ext_jedec == 0)
|
|
|
|
break;
|
|
|
|
else if (params->ext_jedec == ext_jedec)
|
|
|
|
break;
|
|
|
|
}
|
2013-09-24 19:31:23 +09:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-12-24 03:04:42 +09:00
|
|
|
if (!params->name) {
|
2013-09-28 20:19:37 +09:00
|
|
|
printf("SF: Unsupported flash IDs: ");
|
|
|
|
printf("manuf %02x, jedec %04x, ext_jedec %04x\n",
|
|
|
|
idcode[0], jedec, ext_jedec);
|
2013-09-24 19:31:23 +09:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
flash = malloc(sizeof(*flash));
|
|
|
|
if (!flash) {
|
|
|
|
debug("SF: Failed to allocate spi_flash\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
memset(flash, '\0', sizeof(*flash));
|
|
|
|
|
2013-10-11 01:44:09 +09:00
|
|
|
/* Assign spi data */
|
2013-09-24 19:31:23 +09:00
|
|
|
flash->spi = spi;
|
|
|
|
flash->name = params->name;
|
2013-10-07 23:04:56 +09:00
|
|
|
flash->memory_map = spi->memory_map;
|
2013-09-24 19:31:23 +09:00
|
|
|
|
|
|
|
/* Assign spi_flash ops */
|
2013-10-02 23:08:49 +09:00
|
|
|
flash->write = spi_flash_cmd_write_ops;
|
2013-10-02 23:04:53 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_SST
|
|
|
|
if (params->flags & SST_WP)
|
|
|
|
flash->write = sst_write_wp;
|
|
|
|
#endif
|
2013-10-02 23:08:49 +09:00
|
|
|
flash->erase = spi_flash_cmd_erase_ops;
|
|
|
|
flash->read = spi_flash_cmd_read_ops;
|
2013-09-24 19:31:23 +09:00
|
|
|
|
|
|
|
/* Compute the flash size */
|
2013-08-28 15:47:56 +09:00
|
|
|
flash->page_size = (ext_jedec == 0x4d00) ? 512 : 256;
|
2013-09-24 19:31:23 +09:00
|
|
|
flash->sector_size = params->sector_size;
|
|
|
|
flash->size = flash->sector_size * params->nr_sectors;
|
|
|
|
|
2013-10-02 23:06:58 +09:00
|
|
|
/* Compute erase sector and command */
|
|
|
|
if (params->flags & SECT_4K) {
|
|
|
|
flash->erase_cmd = CMD_ERASE_4K;
|
|
|
|
flash->erase_size = 4096;
|
|
|
|
} else if (params->flags & SECT_32K) {
|
|
|
|
flash->erase_cmd = CMD_ERASE_32K;
|
|
|
|
flash->erase_size = 32768;
|
|
|
|
} else {
|
|
|
|
flash->erase_cmd = CMD_ERASE_64K;
|
|
|
|
flash->erase_size = flash->sector_size;
|
|
|
|
}
|
|
|
|
|
2014-01-11 18:40:28 +09:00
|
|
|
/* Look for the fastest read cmd */
|
|
|
|
cmd = fls(params->e_rd_cmd & flash->spi->op_mode_rx);
|
|
|
|
if (cmd) {
|
|
|
|
cmd = spi_read_cmds_array[cmd - 1];
|
|
|
|
flash->read_cmd = cmd;
|
|
|
|
} else {
|
|
|
|
/* Go for for default supported read cmd */
|
|
|
|
flash->read_cmd = CMD_READ_ARRAY_FAST;
|
|
|
|
}
|
|
|
|
|
2014-01-11 18:43:11 +09:00
|
|
|
/* Not require to look for fastest only two write cmds yet */
|
|
|
|
if (params->flags & WR_QPP && flash->spi->op_mode_tx & SPI_OPM_TX_QPP)
|
|
|
|
flash->write_cmd = CMD_QUAD_PAGE_PROGRAM;
|
|
|
|
else
|
|
|
|
/* Go for default supported write cmd */
|
|
|
|
flash->write_cmd = CMD_PAGE_PROGRAM;
|
|
|
|
|
2013-12-26 17:24:57 +09:00
|
|
|
/* Set the quad enable bit - only for quad commands */
|
|
|
|
if ((flash->read_cmd == CMD_READ_QUAD_OUTPUT_FAST) ||
|
|
|
|
(flash->write_cmd == CMD_QUAD_PAGE_PROGRAM)) {
|
|
|
|
if (spi_flash_set_qeb(flash, idcode[0])) {
|
|
|
|
debug("SF: Fail to set QEB for %02x\n", idcode[0]);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-10-02 23:07:43 +09:00
|
|
|
/* Poll cmd seclection */
|
|
|
|
flash->poll_cmd = CMD_READ_STATUS;
|
|
|
|
#ifdef CONFIG_SPI_FLASH_STMICRO
|
|
|
|
if (params->flags & E_FSR)
|
|
|
|
flash->poll_cmd = CMD_FLAG_STATUS;
|
|
|
|
#endif
|
|
|
|
|
2013-10-07 23:04:56 +09:00
|
|
|
/* Configure the BAR - discover bank cmds and read current bank */
|
2013-08-29 22:31:56 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_BAR
|
|
|
|
u8 curr_bank = 0;
|
|
|
|
if (flash->size > SPI_FLASH_16MB_BOUN) {
|
2013-09-26 17:54:58 +09:00
|
|
|
flash->bank_read_cmd = (idcode[0] == 0x01) ?
|
|
|
|
CMD_BANKADDR_BRRD : CMD_EXTNADDR_RDEAR;
|
|
|
|
flash->bank_write_cmd = (idcode[0] == 0x01) ?
|
|
|
|
CMD_BANKADDR_BRWR : CMD_EXTNADDR_WREAR;
|
|
|
|
|
|
|
|
if (spi_flash_read_common(flash, &flash->bank_read_cmd, 1,
|
|
|
|
&curr_bank, 1)) {
|
2013-08-29 22:31:56 +09:00
|
|
|
debug("SF: fail to read bank addr register\n");
|
2013-09-26 17:54:58 +09:00
|
|
|
return NULL;
|
2013-08-29 22:31:56 +09:00
|
|
|
}
|
|
|
|
flash->bank_curr = curr_bank;
|
|
|
|
} else {
|
|
|
|
flash->bank_curr = curr_bank;
|
|
|
|
}
|
2013-09-26 17:54:58 +09:00
|
|
|
#endif
|
2013-08-29 22:31:56 +09:00
|
|
|
|
2013-09-26 17:54:58 +09:00
|
|
|
/* Flash powers up read-only, so clear BP# bits */
|
|
|
|
#if defined(CONFIG_SPI_FLASH_ATMEL) || \
|
|
|
|
defined(CONFIG_SPI_FLASH_MACRONIX) || \
|
|
|
|
defined(CONFIG_SPI_FLASH_SST)
|
|
|
|
spi_flash_cmd_write_status(flash, 0);
|
2013-08-29 22:31:56 +09:00
|
|
|
#endif
|
|
|
|
|
2013-09-26 17:54:58 +09:00
|
|
|
return flash;
|
|
|
|
}
|
|
|
|
|
2013-08-29 22:31:56 +09:00
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
|
|
int spi_flash_decode_fdt(const void *blob, struct spi_flash *flash)
|
|
|
|
{
|
|
|
|
fdt_addr_t addr;
|
|
|
|
fdt_size_t size;
|
|
|
|
int node;
|
|
|
|
|
|
|
|
/* If there is no node, do nothing */
|
|
|
|
node = fdtdec_next_compatible(blob, 0, COMPAT_GENERIC_SPI_FLASH);
|
|
|
|
if (node < 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
addr = fdtdec_get_addr_size(blob, node, "memory-map", &size);
|
|
|
|
if (addr == FDT_ADDR_T_NONE) {
|
|
|
|
debug("%s: Cannot decode address\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (flash->size != size) {
|
|
|
|
debug("%s: Memory map must cover entire device\n", __func__);
|
|
|
|
return -1;
|
|
|
|
}
|
2013-12-04 08:43:27 +09:00
|
|
|
flash->memory_map = map_sysmem(addr, size);
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_OF_CONTROL */
|
|
|
|
|
2013-12-04 08:43:24 +09:00
|
|
|
static struct spi_flash *spi_flash_probe_slave(struct spi_slave *spi)
|
2013-08-29 22:31:56 +09:00
|
|
|
{
|
|
|
|
struct spi_flash *flash = NULL;
|
2013-09-26 17:54:58 +09:00
|
|
|
u8 idcode[5];
|
2013-09-24 19:31:23 +09:00
|
|
|
int ret;
|
2013-08-29 22:31:56 +09:00
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Setup spi_slave */
|
2013-08-29 22:31:56 +09:00
|
|
|
if (!spi) {
|
|
|
|
printf("SF: Failed to set up slave\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Claim spi bus */
|
2013-08-29 22:31:56 +09:00
|
|
|
ret = spi_claim_bus(spi);
|
|
|
|
if (ret) {
|
|
|
|
debug("SF: Failed to claim SPI bus: %d\n", ret);
|
|
|
|
goto err_claim_bus;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Read the ID codes */
|
|
|
|
ret = spi_flash_cmd(spi, CMD_READ_ID, idcode, sizeof(idcode));
|
2013-09-24 19:31:23 +09:00
|
|
|
if (ret) {
|
|
|
|
printf("SF: Failed to get idcodes\n");
|
2013-08-29 22:31:56 +09:00
|
|
|
goto err_read_id;
|
2013-09-24 19:31:23 +09:00
|
|
|
}
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
#ifdef DEBUG
|
|
|
|
printf("SF: Got idcodes\n");
|
|
|
|
print_buffer(0, idcode, 1, sizeof(idcode), 0);
|
|
|
|
#endif
|
|
|
|
|
2013-10-02 23:08:49 +09:00
|
|
|
/* Validate params from spi_flash_params table */
|
|
|
|
flash = spi_flash_validate_params(spi, idcode);
|
2013-09-24 19:31:23 +09:00
|
|
|
if (!flash)
|
|
|
|
goto err_read_id;
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
|
|
if (spi_flash_decode_fdt(gd->fdt_blob, flash)) {
|
|
|
|
debug("SF: FDT decode error\n");
|
2013-09-24 19:31:23 +09:00
|
|
|
goto err_read_id;
|
2013-08-29 22:31:56 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
printf("SF: Detected %s with page size ", flash->name);
|
2013-09-16 02:36:12 +09:00
|
|
|
print_size(flash->page_size, ", erase size ");
|
|
|
|
print_size(flash->erase_size, ", total ");
|
2013-08-29 22:31:56 +09:00
|
|
|
print_size(flash->size, "");
|
|
|
|
if (flash->memory_map)
|
|
|
|
printf(", mapped at %p", flash->memory_map);
|
|
|
|
puts("\n");
|
|
|
|
#endif
|
|
|
|
#ifndef CONFIG_SPI_FLASH_BAR
|
|
|
|
if (flash->size > SPI_FLASH_16MB_BOUN) {
|
|
|
|
puts("SF: Warning - Only lower 16MiB accessible,");
|
|
|
|
puts(" Full access #define CONFIG_SPI_FLASH_BAR\n");
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Release spi bus */
|
2013-08-29 22:31:56 +09:00
|
|
|
spi_release_bus(spi);
|
|
|
|
|
|
|
|
return flash;
|
|
|
|
|
|
|
|
err_read_id:
|
|
|
|
spi_release_bus(spi);
|
|
|
|
err_claim_bus:
|
|
|
|
spi_free_slave(spi);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2013-12-04 08:43:24 +09:00
|
|
|
struct spi_flash *spi_flash_probe(unsigned int bus, unsigned int cs,
|
|
|
|
unsigned int max_hz, unsigned int spi_mode)
|
|
|
|
{
|
|
|
|
struct spi_slave *spi;
|
|
|
|
|
|
|
|
spi = spi_setup_slave(bus, cs, max_hz, spi_mode);
|
|
|
|
return spi_flash_probe_slave(spi);
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_OF_SPI_FLASH
|
|
|
|
struct spi_flash *spi_flash_probe_fdt(const void *blob, int slave_node,
|
|
|
|
int spi_node)
|
|
|
|
{
|
|
|
|
struct spi_slave *spi;
|
|
|
|
|
|
|
|
spi = spi_setup_slave_fdt(blob, slave_node, spi_node);
|
|
|
|
return spi_flash_probe_slave(spi);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-08-29 22:31:56 +09:00
|
|
|
void spi_flash_free(struct spi_flash *flash)
|
|
|
|
{
|
|
|
|
spi_free_slave(flash->spi);
|
|
|
|
free(flash);
|
|
|
|
}
|