2013-08-29 22:31:56 +09:00
|
|
|
/*
|
|
|
|
* SPI flash probing
|
|
|
|
*
|
|
|
|
* Copyright (C) 2008 Atmel Corporation
|
|
|
|
* Copyright (C) 2010 Reinhard Meyer, EMK Elektronik
|
|
|
|
* Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
|
|
|
|
*
|
|
|
|
* Licensed under the GPL-2 or later.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <fdtdec.h>
|
|
|
|
#include <malloc.h>
|
|
|
|
#include <spi.h>
|
|
|
|
#include <spi_flash.h>
|
|
|
|
|
|
|
|
#include "spi_flash_internal.h"
|
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/*
|
|
|
|
* struct spi_flash_params - SPI/QSPI flash device params structure
|
|
|
|
*
|
|
|
|
* @name: Device name ([MANUFLETTER][DEVTYPE][DENSITY][EXTRAINFO])
|
|
|
|
* @jedec: Device jedec ID (0x[1byte_manuf_id][2byte_dev_id])
|
|
|
|
* @ext_jedec: Device ext_jedec ID
|
|
|
|
* @sector_size: Sector size of this device
|
|
|
|
* @nr_sectors: No.of sectors on this device
|
|
|
|
*/
|
|
|
|
struct spi_flash_params {
|
|
|
|
const char *name;
|
|
|
|
u32 jedec;
|
|
|
|
u16 ext_jedec;
|
|
|
|
u32 sector_size;
|
|
|
|
u32 nr_sectors;
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct spi_flash_params spi_flash_params_table[] = {
|
2013-08-06 23:30:00 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_EON /* EON */
|
|
|
|
{"EN25Q32B", 0x1c3016, 0x0, 64 * 1024, 64},
|
|
|
|
{"EN25Q128B", 0x1c3018, 0x0, 64 * 1024, 256},
|
|
|
|
#endif
|
2013-08-05 19:50:27 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_GIGADEVICE /* GIGADEVICE */
|
|
|
|
{"GD25Q64B", 0xc84017, 0x0, 64 * 1024, 128},
|
|
|
|
{"GD25LQ32", 0xc86016, 0x0, 64 * 1024, 64},
|
|
|
|
#endif
|
2013-08-05 20:56:16 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_MACRONIX /* MACRONIX */
|
|
|
|
{"MX25L4005", 0xc22013, 0x0, 64 * 1024, 8},
|
|
|
|
{"MX25L8005", 0xc22014, 0x0, 64 * 1024, 16},
|
|
|
|
{"MX25L1605D", 0xc22015, 0x0, 64 * 1024, 32},
|
|
|
|
{"MX25L3205D", 0xc22016, 0x0, 64 * 1024, 64},
|
|
|
|
{"MX25L6405D", 0xc22017, 0x0, 64 * 1024, 128},
|
|
|
|
{"MX25L12805", 0xc22018, 0x0, 64 * 1024, 256},
|
|
|
|
{"MX25L12855E", 0xc22618, 0x0, 64 * 1024, 256},
|
|
|
|
#endif
|
2013-09-24 19:31:23 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_STMICRO /* STMICRO */
|
2013-08-05 19:47:37 +09:00
|
|
|
{"M25P10", 0x202011, 0x0, 32 * 1024, 4},
|
|
|
|
{"M25P20", 0x202012, 0x0, 64 * 1024, 4},
|
|
|
|
{"M25P40", 0x202013, 0x0, 64 * 1024, 8},
|
|
|
|
{"M25P80", 0x202014, 0x0, 64 * 1024, 16},
|
|
|
|
{"M25P16", 0x202015, 0x0, 64 * 1024, 32},
|
|
|
|
{"M25P32", 0x202016, 0x0, 64 * 1024, 64},
|
|
|
|
{"M25P64", 0x202017, 0x0, 64 * 1024, 128},
|
|
|
|
{"M25P128", 0x202018, 0x0, 256 * 1024, 64},
|
2013-09-24 19:31:23 +09:00
|
|
|
{"N25Q32", 0x20ba16, 0x0, 64 * 1024, 64},
|
|
|
|
{"N25Q32A", 0x20bb16, 0x0, 64 * 1024, 64},
|
|
|
|
{"N25Q64", 0x20ba17, 0x0, 64 * 1024, 128},
|
|
|
|
{"N25Q64A", 0x20bb17, 0x0, 64 * 1024, 128},
|
|
|
|
{"N25Q128", 0x20ba18, 0x0, 64 * 1024, 256},
|
|
|
|
{"N25Q128A", 0x20bb18, 0x0, 64 * 1024, 256},
|
|
|
|
{"N25Q256", 0x20ba19, 0x0, 64 * 1024, 512},
|
|
|
|
{"N25Q256A", 0x20bb19, 0x0, 64 * 1024, 512},
|
|
|
|
{"N25Q512", 0x20ba20, 0x0, 64 * 1024, 1024},
|
|
|
|
{"N25Q512A", 0x20bb20, 0x0, 64 * 1024, 1024},
|
|
|
|
{"N25Q1024", 0x20ba21, 0x0, 64 * 1024, 2048},
|
|
|
|
{"N25Q1024A", 0x20bb21, 0x0, 64 * 1024, 2048},
|
|
|
|
#endif
|
2013-09-28 20:27:56 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_WINBOND /* WINBOND */
|
|
|
|
{"W25P80", 0xef2014, 0x0, 64 * 1024, 16},
|
|
|
|
{"W25P16", 0xef2015, 0x0, 64 * 1024, 32},
|
|
|
|
{"W25P32", 0xef2016, 0x0, 64 * 1024, 64},
|
|
|
|
{"W25X40", 0xef3013, 0x0, 64 * 1024, 8},
|
|
|
|
{"W25X16", 0xef3015, 0x0, 64 * 1024, 32},
|
|
|
|
{"W25X32", 0xef3016, 0x0, 64 * 1024, 64},
|
|
|
|
{"W25X64", 0xef3017, 0x0, 64 * 1024, 128},
|
|
|
|
{"W25Q80BL", 0xef4014, 0x0, 64 * 1024, 16},
|
|
|
|
{"W25Q16CL", 0xef4015, 0x0, 64 * 1024, 32},
|
|
|
|
{"W25Q32BV", 0xef4016, 0x0, 64 * 1024, 64},
|
|
|
|
{"W25Q64CV", 0xef4017, 0x0, 64 * 1024, 128},
|
|
|
|
{"W25Q128BV", 0xef4018, 0x0, 64 * 1024, 256},
|
|
|
|
{"W25Q256", 0xef4019, 0x0, 64 * 1024, 512},
|
|
|
|
{"W25Q80BW", 0xef5014, 0x0, 64 * 1024, 16},
|
|
|
|
{"W25Q16DW", 0xef6015, 0x0, 64 * 1024, 32},
|
|
|
|
{"W25Q32DW", 0xef6016, 0x0, 64 * 1024, 64},
|
|
|
|
{"W25Q64DW", 0xef6017, 0x0, 64 * 1024, 128},
|
|
|
|
{"W25Q128FW", 0xef6018, 0x0, 64 * 1024, 256},
|
|
|
|
#endif
|
|
|
|
/*
|
|
|
|
* Note:
|
|
|
|
* Below paired flash devices has similar spi_flash_params params.
|
|
|
|
* (W25Q80BL, W25Q80BV)
|
|
|
|
* (W25Q16CL, W25Q16DV)
|
|
|
|
* (W25Q32BV, W25Q32FV_SPI)
|
|
|
|
* (W25Q64CV, W25Q64FV_SPI)
|
|
|
|
* (W25Q128BV, W25Q128FV_SPI)
|
|
|
|
* (W25Q32DW, W25Q32FV_QPI)
|
|
|
|
* (W25Q64DW, W25Q64FV_QPI)
|
|
|
|
* (W25Q128FW, W25Q128FV_QPI)
|
|
|
|
*/
|
2013-09-24 19:31:23 +09:00
|
|
|
/*
|
|
|
|
* TODO:
|
|
|
|
* ATMEL
|
|
|
|
* RAMTRON
|
|
|
|
* SPANSION
|
|
|
|
* SST
|
|
|
|
*/
|
|
|
|
};
|
|
|
|
|
|
|
|
struct spi_flash *spi_flash_validate_ids(struct spi_slave *spi, u8 *idcode)
|
|
|
|
{
|
|
|
|
const struct spi_flash_params *params;
|
|
|
|
struct spi_flash *flash;
|
|
|
|
int i;
|
|
|
|
u16 jedec = idcode[1] << 8 | idcode[2];
|
|
|
|
|
|
|
|
/* Get the flash id (jedec = manuf_id + dev_id) */
|
|
|
|
for (i = 0; i < ARRAY_SIZE(spi_flash_params_table); i++) {
|
|
|
|
params = &spi_flash_params_table[i];
|
|
|
|
if ((params->jedec >> 16) == idcode[0]) {
|
|
|
|
if ((params->jedec & 0xFFFF) == jedec)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (i == ARRAY_SIZE(spi_flash_params_table)) {
|
|
|
|
printf("SF: Unsupported flash ID: manuf %02x, jedec %04x\n",
|
|
|
|
idcode[0], jedec);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
flash = malloc(sizeof(*flash));
|
|
|
|
if (!flash) {
|
|
|
|
debug("SF: Failed to allocate spi_flash\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
memset(flash, '\0', sizeof(*flash));
|
|
|
|
|
|
|
|
flash->spi = spi;
|
|
|
|
flash->name = params->name;
|
|
|
|
flash->poll_cmd = CMD_READ_STATUS;
|
|
|
|
|
|
|
|
/* Assign spi_flash ops */
|
|
|
|
flash->write = spi_flash_cmd_write_multi;
|
|
|
|
flash->erase = spi_flash_cmd_erase;
|
|
|
|
flash->read = spi_flash_cmd_read_fast;
|
|
|
|
|
|
|
|
/* Compute the flash size */
|
|
|
|
flash->page_size = 256;
|
|
|
|
flash->sector_size = params->sector_size;
|
|
|
|
flash->size = flash->sector_size * params->nr_sectors;
|
|
|
|
|
|
|
|
return flash;
|
|
|
|
}
|
|
|
|
|
2013-08-29 22:31:56 +09:00
|
|
|
#ifdef CONFIG_SPI_FLASH_BAR
|
|
|
|
int spi_flash_bank_config(struct spi_flash *flash, u8 idcode0)
|
|
|
|
{
|
|
|
|
u8 cmd;
|
|
|
|
u8 curr_bank = 0;
|
|
|
|
|
|
|
|
/* discover bank cmds */
|
|
|
|
switch (idcode0) {
|
|
|
|
case SPI_FLASH_SPANSION_IDCODE0:
|
|
|
|
flash->bank_read_cmd = CMD_BANKADDR_BRRD;
|
|
|
|
flash->bank_write_cmd = CMD_BANKADDR_BRWR;
|
|
|
|
break;
|
|
|
|
case SPI_FLASH_STMICRO_IDCODE0:
|
|
|
|
case SPI_FLASH_WINBOND_IDCODE0:
|
|
|
|
flash->bank_read_cmd = CMD_EXTNADDR_RDEAR;
|
|
|
|
flash->bank_write_cmd = CMD_EXTNADDR_WREAR;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("SF: Unsupported bank commands %02x\n", idcode0);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read the bank reg - on which bank the flash is in currently */
|
|
|
|
cmd = flash->bank_read_cmd;
|
|
|
|
if (flash->size > SPI_FLASH_16MB_BOUN) {
|
|
|
|
if (spi_flash_read_common(flash, &cmd, 1, &curr_bank, 1)) {
|
|
|
|
debug("SF: fail to read bank addr register\n");
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
flash->bank_curr = curr_bank;
|
|
|
|
} else {
|
|
|
|
flash->bank_curr = curr_bank;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
|
|
int spi_flash_decode_fdt(const void *blob, struct spi_flash *flash)
|
|
|
|
{
|
|
|
|
fdt_addr_t addr;
|
|
|
|
fdt_size_t size;
|
|
|
|
int node;
|
|
|
|
|
|
|
|
/* If there is no node, do nothing */
|
|
|
|
node = fdtdec_next_compatible(blob, 0, COMPAT_GENERIC_SPI_FLASH);
|
|
|
|
if (node < 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
addr = fdtdec_get_addr_size(blob, node, "memory-map", &size);
|
|
|
|
if (addr == FDT_ADDR_T_NONE) {
|
|
|
|
debug("%s: Cannot decode address\n", __func__);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (flash->size != size) {
|
|
|
|
debug("%s: Memory map must cover entire device\n", __func__);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
flash->memory_map = (void *)addr;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_OF_CONTROL */
|
|
|
|
|
|
|
|
struct spi_flash *spi_flash_probe(unsigned int bus, unsigned int cs,
|
|
|
|
unsigned int max_hz, unsigned int spi_mode)
|
|
|
|
{
|
|
|
|
struct spi_slave *spi;
|
|
|
|
struct spi_flash *flash = NULL;
|
2013-09-24 19:31:23 +09:00
|
|
|
u8 idcode[5], *idp;
|
|
|
|
int ret;
|
2013-08-29 22:31:56 +09:00
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Setup spi_slave */
|
2013-08-29 22:31:56 +09:00
|
|
|
spi = spi_setup_slave(bus, cs, max_hz, spi_mode);
|
|
|
|
if (!spi) {
|
|
|
|
printf("SF: Failed to set up slave\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Claim spi bus */
|
2013-08-29 22:31:56 +09:00
|
|
|
ret = spi_claim_bus(spi);
|
|
|
|
if (ret) {
|
|
|
|
debug("SF: Failed to claim SPI bus: %d\n", ret);
|
|
|
|
goto err_claim_bus;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Read the ID codes */
|
|
|
|
ret = spi_flash_cmd(spi, CMD_READ_ID, idcode, sizeof(idcode));
|
2013-09-24 19:31:23 +09:00
|
|
|
if (ret) {
|
|
|
|
printf("SF: Failed to get idcodes\n");
|
2013-08-29 22:31:56 +09:00
|
|
|
goto err_read_id;
|
2013-09-24 19:31:23 +09:00
|
|
|
}
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
#ifdef DEBUG
|
|
|
|
printf("SF: Got idcodes\n");
|
|
|
|
print_buffer(0, idcode, 1, sizeof(idcode), 0);
|
|
|
|
#endif
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Validate ID's from flash dev table */
|
|
|
|
idp = idcode;
|
|
|
|
flash = spi_flash_validate_ids(spi, idp);
|
|
|
|
if (!flash)
|
|
|
|
goto err_read_id;
|
2013-08-29 22:31:56 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_SPI_FLASH_BAR
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Configure the BAR - discover bank cmds and read current bank */
|
2013-08-29 22:31:56 +09:00
|
|
|
ret = spi_flash_bank_config(flash, *idp);
|
|
|
|
if (ret < 0)
|
2013-09-24 19:31:23 +09:00
|
|
|
goto err_read_id;
|
2013-08-29 22:31:56 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
|
|
if (spi_flash_decode_fdt(gd->fdt_blob, flash)) {
|
|
|
|
debug("SF: FDT decode error\n");
|
2013-09-24 19:31:23 +09:00
|
|
|
goto err_read_id;
|
2013-08-29 22:31:56 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
printf("SF: Detected %s with page size ", flash->name);
|
|
|
|
print_size(flash->sector_size, ", total ");
|
|
|
|
print_size(flash->size, "");
|
|
|
|
if (flash->memory_map)
|
|
|
|
printf(", mapped at %p", flash->memory_map);
|
|
|
|
puts("\n");
|
|
|
|
#endif
|
|
|
|
#ifndef CONFIG_SPI_FLASH_BAR
|
|
|
|
if (flash->size > SPI_FLASH_16MB_BOUN) {
|
|
|
|
puts("SF: Warning - Only lower 16MiB accessible,");
|
|
|
|
puts(" Full access #define CONFIG_SPI_FLASH_BAR\n");
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-09-24 19:31:23 +09:00
|
|
|
/* Release spi bus */
|
2013-08-29 22:31:56 +09:00
|
|
|
spi_release_bus(spi);
|
|
|
|
|
|
|
|
return flash;
|
|
|
|
|
|
|
|
err_read_id:
|
|
|
|
spi_release_bus(spi);
|
|
|
|
err_claim_bus:
|
|
|
|
spi_free_slave(spi);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
void spi_flash_free(struct spi_flash *flash)
|
|
|
|
{
|
|
|
|
spi_free_slave(flash->spi);
|
|
|
|
free(flash);
|
|
|
|
}
|