2015-03-12 13:24:39 +09:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 20:38:20 +09:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-03-12 13:24:39 +09:00
|
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5=y
|
2015-08-20 00:33:42 +09:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
2014-12-31 05:05:53 +09:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk"
|
2015-05-13 04:46:24 +09:00
|
|
|
CONFIG_SPL=y
|
2015-08-20 00:33:42 +09:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
2015-06-23 06:15:30 +09:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-05-13 04:46:24 +09:00
|
|
|
CONFIG_OF_CONTROL=y
|
2015-08-12 07:31:54 +09:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2015-06-23 06:15:29 +09:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-07-26 01:47:02 +09:00
|
|
|
CONFIG_DM_ETH=y
|
2015-06-23 06:15:29 +09:00
|
|
|
CONFIG_NETDEVICES=y
|
2015-04-06 07:07:34 +09:00
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
2015-07-10 07:04:23 +09:00
|
|
|
CONFIG_SPL_DM=y
|