2018-05-07 06:58:06 +09:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2007-09-18 13:37:57 +09:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2007 Freescale Semiconductor, Inc.
|
|
|
|
* Dave Liu <daveliu@freescale.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* High Level Configuration Options
|
|
|
|
*/
|
|
|
|
#define CONFIG_E300 1 /* E300 family */
|
|
|
|
|
|
|
|
/*
|
2008-03-04 17:59:22 +09:00
|
|
|
* IP blocks clock configuration
|
2007-09-18 13:37:57 +09:00
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SCCR_TSEC1CM 1 /* CSB:eTSEC1 = 1:1 */
|
|
|
|
#define CONFIG_SYS_SCCR_TSEC2CM 1 /* CSB:eTSEC2 = 1:1 */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_SCCR_SATACM SCCR_SATACM_2 /* CSB:SATA[0:3] = 2:1 */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* System IO Config
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SICRH 0x00000000
|
|
|
|
#define CONFIG_SYS_SICRL 0x00000000
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Output Buffer Impedance
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_OBIR 0x31100000
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2009-06-10 05:25:31 +09:00
|
|
|
#define CONFIG_HWCONFIG
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* DDR Setup
|
|
|
|
*/
|
2019-01-21 17:18:15 +09:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
|
|
|
|
#define CONFIG_SYS_83XX_DDR_USES_CS0
|
2011-10-12 13:57:29 +09:00
|
|
|
#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN \
|
|
|
|
| DDRCDR_ODT \
|
|
|
|
| DDRCDR_Q_DRN)
|
|
|
|
/* 0x80080001 */ /* ODT 150ohm on SoC */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#undef CONFIG_DDR_ECC /* support DDR ECC function */
|
|
|
|
#undef CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */
|
|
|
|
|
|
|
|
#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
|
|
|
|
#define CONFIG_NEVER_ASSERT_ODT_TO_CPU /* Never assert ODT to internal IOs */
|
|
|
|
|
|
|
|
#if defined(CONFIG_SPD_EEPROM)
|
|
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* I2C address of DDR SODIMM SPD */
|
|
|
|
#else
|
|
|
|
/*
|
|
|
|
* Manually set up DDR parameters
|
2008-01-11 00:07:23 +09:00
|
|
|
* WHITE ELECTRONIC DESIGNS - W3HG64M72EEU403PD4 SO-DIMM
|
2007-09-18 13:37:57 +09:00
|
|
|
* consist of nine chips from SAMSUNG K4T51083QE-ZC(L)D5
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SIZE 512 /* MB */
|
|
|
|
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000001f
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
|
2011-10-12 13:57:29 +09:00
|
|
|
| CSCONFIG_ODT_RD_NEVER /* ODT_RD to none */ \
|
|
|
|
| CSCONFIG_ODT_WR_ONLY_CURRENT /* ODT_WR to CSn */ \
|
|
|
|
| CSCONFIG_ROW_BIT_14 \
|
|
|
|
| CSCONFIG_COL_BIT_10)
|
|
|
|
/* 0x80010202 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_3 0x00000000
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_WRT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_RRT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_WWT_SHIFT) \
|
|
|
|
| (6 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
|
|
|
|
| (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG0_MRS_CYC_SHIFT))
|
2007-09-18 13:37:57 +09:00
|
|
|
/* 0x00620802 */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \
|
|
|
|
| (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG1_ACTTORW_SHIFT) \
|
|
|
|
| (5 << TIMING_CFG1_CASLAT_SHIFT) \
|
|
|
|
| (13 << TIMING_CFG1_REFREC_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG1_WRREC_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG1_WRTORD_SHIFT))
|
2007-09-18 13:37:57 +09:00
|
|
|
/* 0x3935d322 */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
|
|
|
|
| (6 << TIMING_CFG2_CPO_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
|
|
|
|
| (4 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
|
|
|
|
| (8 << TIMING_CFG2_FOUR_ACT_SHIFT))
|
2008-01-11 00:07:23 +09:00
|
|
|
/* 0x131088c8 */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_INTERVAL ((0x03E0 << SDRAM_INTERVAL_REFINT_SHIFT) \
|
|
|
|
| (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
|
2007-09-18 13:37:57 +09:00
|
|
|
/* 0x03E00100 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG 0x43000000
|
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_MODE ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
|
|
|
|
| (0x1432 << SDRAM_MODE_SD_SHIFT))
|
2008-01-11 00:07:23 +09:00
|
|
|
/* ODT 150ohm CL=3, AL=1 on SDRAM */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_DDR_MODE2 0x00000000
|
2007-09-18 13:37:57 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Memory test
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The reserved memory
|
|
|
|
*/
|
2010-10-08 04:51:12 +09:00
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
|
|
#define CONFIG_SYS_RAMBOOT
|
2007-09-18 13:37:57 +09:00
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_RAMBOOT
|
2007-09-18 13:37:57 +09:00
|
|
|
#endif
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
/* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */
|
2016-07-08 12:25:14 +09:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Initial RAM Base Address Setup
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
|
2010-10-26 20:32:32 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* FLASH on the Local Bus
|
|
|
|
*/
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
|
|
|
#define CONFIG_SYS_FLASH_SIZE 32 /* max FLASH size is 32M */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_FLASH_CHECKSUM
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* BCSR on the Local Bus
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_BCSR 0xF8000000
|
2011-10-12 13:57:18 +09:00
|
|
|
/* Access window base at BCSR base */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* NAND Flash on the Local Bus
|
|
|
|
*/
|
mpc83xx: add ELBC NAND support for the MPC837XEMDS boards
Though NAND chip is replaceable on the MPC837XE-MDS boards, the
current settings don't work with the default chip on the board.
Nevertheless Freescale's U-Boot sets the option register correctly,
so I just dumped the register from the working u-boot. My guess is
that the old settings were applicable for some pilot boards, not
found in the production.
This patch also enables FSL ELBC driver so that we could access
the NAND storage in the u-boot.
The NAND support costs about 45KB, so the u-boot no longer fits
into two 128KB NOR flash sectors, thus we also have to adjust
environment location: add another 128KB to the monitor length.
Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
It is due to hardware design and logic defect, that is the
I/O[0:7] of NAND chip is connected to LAD[7:0], so when
the NAND chip connected to nLCS3, you have to set up the
OR3[BCTLD] = '1' for normal operation, otherwise it will have
bus contention due to the pin 48/25 of U60 is enabled.
Setup the OR3[BCTLD] = '1' , that meaning the LBCTL is not
asserted upon access to the NAND chip, keep the default state.
Acked-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-10-09 01:52:54 +09:00
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_NAND_FSL_ELBC 1
|
mpc83xx: add ELBC NAND support for the MPC837XEMDS boards
Though NAND chip is replaceable on the MPC837XE-MDS boards, the
current settings don't work with the default chip on the board.
Nevertheless Freescale's U-Boot sets the option register correctly,
so I just dumped the register from the working u-boot. My guess is
that the old settings were applicable for some pilot boards, not
found in the production.
This patch also enables FSL ELBC driver so that we could access
the NAND storage in the u-boot.
The NAND support costs about 45KB, so the u-boot no longer fits
into two 128KB NOR flash sectors, thus we also have to adjust
environment location: add another 128KB to the monitor length.
Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
It is due to hardware design and logic defect, that is the
I/O[0:7] of NAND chip is connected to LAD[7:0], so when
the NAND chip connected to nLCS3, you have to set up the
OR3[BCTLD] = '1' for normal operation, otherwise it will have
bus contention due to the pin 48/25 of U60 is enabled.
Setup the OR3[BCTLD] = '1' , that meaning the LBCTL is not
asserted upon access to the NAND chip, keep the default state.
Acked-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-10-09 01:52:54 +09:00
|
|
|
|
2011-10-12 13:57:30 +09:00
|
|
|
#define CONFIG_SYS_NAND_BASE 0xE0600000
|
2019-01-21 17:18:01 +09:00
|
|
|
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Serial Port
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
2011-10-12 13:57:18 +09:00
|
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
|
|
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/* I2C */
|
2012-10-24 20:48:22 +09:00
|
|
|
#define CONFIG_SYS_I2C
|
|
|
|
#define CONFIG_SYS_I2C_FSL
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
|
|
|
|
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} }
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Config on-board RTC
|
|
|
|
*/
|
|
|
|
#define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* General PCI
|
|
|
|
* Addresses are mapped 1-1.
|
|
|
|
*/
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_PCI_MEM_BASE 0x80000000
|
|
|
|
#define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE
|
|
|
|
#define CONFIG_SYS_PCI_MEM_SIZE 0x10000000 /* 256M */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI_MMIO_BASE 0x90000000
|
|
|
|
#define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE
|
|
|
|
#define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000 /* 256M */
|
|
|
|
#define CONFIG_SYS_PCI_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI_IO_PHYS 0xE0300000
|
|
|
|
#define CONFIG_SYS_PCI_IO_SIZE 0x100000 /* 1M */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE
|
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
|
2007-09-18 13:37:57 +09:00
|
|
|
|
2009-01-08 10:26:19 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_BASE 0xA0000000
|
|
|
|
#define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000
|
|
|
|
#define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
|
|
|
|
|
|
|
|
#define CONFIG_SYS_PCIE2_BASE 0xC0000000
|
|
|
|
#define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000
|
|
|
|
#define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000
|
|
|
|
|
2007-09-18 13:37:57 +09:00
|
|
|
#ifdef CONFIG_PCI
|
2013-05-30 16:06:12 +09:00
|
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE
|
2008-10-03 00:17:33 +09:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
extern int board_pci_host_broken(void);
|
|
|
|
#endif
|
2009-07-24 04:09:38 +09:00
|
|
|
#define CONFIG_PCIE
|
2007-09-18 13:37:57 +09:00
|
|
|
#define CONFIG_PQ_MDS_PIB 1 /* PQ MDS Platform IO Board */
|
|
|
|
|
2008-10-15 03:58:53 +09:00
|
|
|
#define CONFIG_HAS_FSL_DR_USB 1 /* fixup device tree for the DR USB */
|
2014-10-20 20:01:01 +09:00
|
|
|
#define CONFIG_USB_EHCI_FSL
|
|
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
2008-10-15 03:58:53 +09:00
|
|
|
|
2007-09-18 13:37:57 +09:00
|
|
|
#undef CONFIG_EEPRO100
|
|
|
|
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
|
2007-09-18 13:37:57 +09:00
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* TSEC
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_TSEC1_OFFSET 0x24000
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_TSEC2_OFFSET 0x25000
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* TSEC ethernet configuration
|
|
|
|
*/
|
|
|
|
#define CONFIG_TSEC1 1
|
|
|
|
#define CONFIG_TSEC1_NAME "eTSEC0"
|
|
|
|
#define CONFIG_TSEC2 1
|
|
|
|
#define CONFIG_TSEC2_NAME "eTSEC1"
|
|
|
|
#define TSEC1_PHY_ADDR 2
|
|
|
|
#define TSEC2_PHY_ADDR 3
|
2008-10-02 23:32:25 +09:00
|
|
|
#define TSEC1_PHY_ADDR_SGMII 8
|
|
|
|
#define TSEC2_PHY_ADDR_SGMII 4
|
2007-09-18 13:37:57 +09:00
|
|
|
#define TSEC1_PHYIDX 0
|
|
|
|
#define TSEC2_PHYIDX 0
|
|
|
|
#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
|
|
|
|
#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
|
|
|
|
|
|
|
|
/* Options are: TSEC[0-1] */
|
|
|
|
#define CONFIG_ETHPRIME "eTSEC1"
|
|
|
|
|
2008-03-26 23:56:36 +09:00
|
|
|
/* SERDES */
|
|
|
|
#define CONFIG_FSL_SERDES
|
|
|
|
#define CONFIG_FSL_SERDES1 0xe3000
|
|
|
|
#define CONFIG_FSL_SERDES2 0xe3100
|
|
|
|
|
2008-03-26 23:57:19 +09:00
|
|
|
/*
|
|
|
|
* SATA
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
2008-03-26 23:57:19 +09:00
|
|
|
#define CONFIG_SATA1
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA1_OFFSET 0x18000
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_SATA1 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET)
|
|
|
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
2008-03-26 23:57:19 +09:00
|
|
|
#define CONFIG_SATA2
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA2_OFFSET 0x19000
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_SATA2 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET)
|
|
|
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
2008-03-26 23:57:19 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_FSL_SATA
|
|
|
|
#define CONFIG_LBA48
|
|
|
|
#endif
|
|
|
|
|
2007-09-18 13:37:57 +09:00
|
|
|
/*
|
|
|
|
* Environment
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* BOOTP options
|
|
|
|
*/
|
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Command line configuration.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
|
2008-10-31 06:50:14 +09:00
|
|
|
#ifdef CONFIG_MMC
|
2011-01-04 18:23:05 +09:00
|
|
|
#define CONFIG_FSL_ESDHC_PIN_MUX
|
2008-10-31 06:50:14 +09:00
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR
|
|
|
|
#endif
|
|
|
|
|
2007-09-18 13:37:57 +09:00
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* For booting Linux, the board info and command line data
|
2010-09-11 07:42:32 +09:00
|
|
|
* have to be in the first 256 MB of memory, since this is
|
2007-09-18 13:37:57 +09:00
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
*/
|
2011-10-12 13:57:18 +09:00
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */
|
2016-07-08 12:25:15 +09:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment Configuration
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
#define CONFIG_HAS_ETH0
|
|
|
|
#define CONFIG_HAS_ETH1
|
|
|
|
#endif
|
|
|
|
|
2009-08-22 06:34:38 +09:00
|
|
|
#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2011-10-12 13:57:18 +09:00
|
|
|
"netdev=eth0\0" \
|
|
|
|
"consoledev=ttyS0\0" \
|
|
|
|
"ramdiskaddr=1000000\0" \
|
|
|
|
"ramdiskfile=ramfs.83xx\0" \
|
|
|
|
"fdtaddr=780000\0" \
|
|
|
|
"fdtfile=mpc8379_mds.dtb\0" \
|
|
|
|
""
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
2011-10-12 13:57:18 +09:00
|
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
|
|
"nfsroot=$serverip:$rootpath " \
|
|
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
|
|
|
|
"$netdev:off " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr - $fdtaddr"
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
2011-10-12 13:57:18 +09:00
|
|
|
"setenv bootargs root=/dev/ram rw " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
2007-09-18 13:37:57 +09:00
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|