mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 23:26:16 +09:00
3379987e26
PH1-LD11 and PH1-LD20 have much pin controlling in common, so I added a single driver shared between them in the initial commit. However, the Ethernet pin-mux settings I am going to add are different with each other, and they may diverge more as the progress of development. Split it into two dedicated drivers. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
55 lines
1.2 KiB
Plaintext
55 lines
1.2 KiB
Plaintext
if ARCH_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER
|
|
bool
|
|
|
|
config PINCTRL_UNIPHIER_LD4
|
|
bool "UniPhier PH1-LD4 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_LD4
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_PRO4
|
|
bool "UniPhier PH1-Pro4 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_PRO4
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_SLD8
|
|
bool "UniPhier PH1-sLD8 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_SLD8
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_PRO5
|
|
bool "UniPhier PH1-Pro5 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_PRO5
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_PXS2
|
|
bool "UniPhier ProXstream2 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_PXS2
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_LD6B
|
|
bool "UniPhier PH1-LD6b SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_LD6B
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_LD11
|
|
bool "UniPhier PH1-LD11 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_LD11
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
config PINCTRL_UNIPHIER_LD20
|
|
bool "UniPhier PH1-LD20 SoC pinctrl driver"
|
|
depends on ARCH_UNIPHIER_LD20
|
|
default y
|
|
select PINCTRL_UNIPHIER
|
|
|
|
endif
|