mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-30 00:20:44 +09:00
fe7d654d04
Migrate the BR/OR settings to Kconfig. These must be known at compile time, so cannot be configured via DT. Configuration of this crucial variable should still be somewhat comfortable. Hence, make its fields configurable in Kconfig, and assemble the final value from these. Signed-off-by: Mario Six <mario.six@gdsys.cc>
117 lines
2.9 KiB
Plaintext
117 lines
2.9 KiB
Plaintext
CONFIG_PPC=y
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
|
CONFIG_IDENT_STRING=" strider con dp 0.01"
|
|
CONFIG_SYS_CLK_FREQ=33333333
|
|
CONFIG_MPC83xx=y
|
|
CONFIG_TARGET_STRIDER=y
|
|
CONFIG_SYSTEM_PLL_VCO_DIV_2=y
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
CONFIG_CORE_PLL_RATIO_3_1=y
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
|
CONFIG_BAT0=y
|
|
CONFIG_BAT0_NAME="DDR"
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
CONFIG_BAT0_LENGTH_128_MBYTES=y
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT1=y
|
|
CONFIG_BAT1_NAME="IMMRBAR"
|
|
CONFIG_BAT1_BASE=0xE0000000
|
|
CONFIG_BAT1_LENGTH_8_MBYTES=y
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
CONFIG_BAT1_ICACHE_INHIBITED=y
|
|
CONFIG_BAT1_ICACHE_GUARDED=y
|
|
CONFIG_BAT1_DCACHE_INHIBITED=y
|
|
CONFIG_BAT1_DCACHE_GUARDED=y
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT2=y
|
|
CONFIG_BAT2_NAME="FLASH"
|
|
CONFIG_BAT2_BASE=0xFE000000
|
|
CONFIG_BAT2_LENGTH_8_MBYTES=y
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT3=y
|
|
CONFIG_BAT3_NAME="STACK_IN_DCACHE"
|
|
CONFIG_BAT3_BASE=0xE6000000
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_LBLAW0=y
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
CONFIG_LBLAW0_LENGTH_8_MBYTES=y
|
|
CONFIG_LBLAW1=y
|
|
CONFIG_LBLAW1_BASE=0xE0600000
|
|
CONFIG_LBLAW1_NAME="FPGA0"
|
|
CONFIG_LBLAW1_LENGTH_1_MBYTES=y
|
|
CONFIG_CMD_IOLOOP=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_SYS_EXTRA_OPTIONS="STRIDER_CON_DP"
|
|
CONFIG_BOOTDELAY=5
|
|
CONFIG_SYS_CONSOLE_INFO_QUIET=y
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
|
CONFIG_LAST_STAGE_INIT=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_AUTOBOOT_KEYED=y
|
|
CONFIG_AUTOBOOT_STOP_STR=" "
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_SYS_ALT_MEMTEST=y
|
|
CONFIG_CMD_FPGAD=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_PCI=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_DOS_PARTITION=y
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_MII=y
|
|
CONFIG_TSEC_ENET=y
|
|
CONFIG_CONS_INDEX=2
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_OF_LIBFDT=y
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
CONFIG_BR0_MACHINE_GPCM=y
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
CONFIG_OR0_SCY_15=y
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
CONFIG_OR0_XAM_SET=y
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
CONFIG_BR1_OR1_NAME="FPGA"
|
|
CONFIG_BR1_OR1_BASE=0xE0600000
|
|
CONFIG_BR1_MACHINE_GPCM=y
|
|
CONFIG_BR1_PORTSIZE_16BIT=y
|
|
CONFIG_OR1_AM_1_MBYTES=y
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
CONFIG_OR1_SCY_5=y
|
|
CONFIG_OR1_XAM_SET=y
|
|
CONFIG_OR1_EHTR_NORMAL=y
|