mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-08 22:03:22 +09:00
f2b85ab5e6
At present this SPI driver works by searching the PCI buses for its peripheral. It also uses the legacy PCI API. In addition the driver has code to determine the type of Intel PCH that is used (version 7 or version 9). Now that we have proper PCH drivers we can use those to obtain the information we need. While the device tree has a node for the SPI peripheral it is not in the right place. It should be on the PCI bus as a sub-peripheral of the LPC device. Update the device tree files to show the SPI controller within the PCH, so that PCI access works as expected. This patch includes Bin's fix-up patch from here: https://patchwork.ozlabs.org/patch/569478/ Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> |
||
|---|---|---|
| .. | ||
| altera_spi.c | ||
| armada100_spi.c | ||
| atmel_dataflash_spi.c | ||
| atmel_spi.c | ||
| atmel_spi.h | ||
| bfin_spi6xx.c | ||
| bfin_spi.c | ||
| cadence_qspi_apb.c | ||
| cadence_qspi.c | ||
| cadence_qspi.h | ||
| cf_qspi.c | ||
| cf_spi.c | ||
| davinci_spi.c | ||
| designware_spi.c | ||
| ep93xx_spi.c | ||
| exynos_spi.c | ||
| fsl_dspi.c | ||
| fsl_espi.c | ||
| fsl_qspi.c | ||
| fsl_qspi.h | ||
| ich.c | ||
| ich.h | ||
| Kconfig | ||
| kirkwood_spi.c | ||
| lpc32xx_ssp.c | ||
| Makefile | ||
| mpc8xxx_spi.c | ||
| mpc52xx_spi.c | ||
| mxc_spi.c | ||
| mxs_spi.c | ||
| omap3_spi.c | ||
| omap3_spi.h | ||
| rk_spi.c | ||
| rk_spi.h | ||
| sandbox_spi.c | ||
| sh_qspi.c | ||
| sh_spi.c | ||
| sh_spi.h | ||
| soft_spi_legacy.c | ||
| soft_spi.c | ||
| spi-emul-uclass.c | ||
| spi-uclass.c | ||
| spi.c | ||
| tegra20_sflash.c | ||
| tegra20_slink.c | ||
| tegra114_spi.c | ||
| tegra210_qspi.c | ||
| tegra_spi.h | ||
| ti_qspi.c | ||
| xilinx_spi.c | ||
| zynq_qspi.c | ||
| zynq_spi.c | ||