mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-30 22:08:52 +09:00
![Jagan Teki](/assets/img/avatar_default.png)
Add initial clock driver for Allwinner A80. - Implement UART bus clocks via ccu_clk_gate table for A80, so it can accessed in common clk enable and disable functions from clk_sunxi.c - Implement UART bus resets via ccu_reset table for A80, so it can accessed in common reset deassert and assert functions from reset-sunxi.c Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
20 lines
581 B
Makefile
20 lines
581 B
Makefile
#
|
|
# Copyright (C) 2018 Amarula Solutions.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-$(CONFIG_CLK_SUNXI) += clk_sunxi.o
|
|
|
|
obj-$(CONFIG_CLK_SUN4I_A10) += clk_a10.o
|
|
obj-$(CONFIG_CLK_SUN5I_A10S) += clk_a10s.o
|
|
obj-$(CONFIG_CLK_SUN6I_A31) += clk_a31.o
|
|
obj-$(CONFIG_CLK_SUN8I_A23) += clk_a23.o
|
|
obj-$(CONFIG_CLK_SUN8I_A83T) += clk_a83t.o
|
|
obj-$(CONFIG_CLK_SUN8I_R40) += clk_r40.o
|
|
obj-$(CONFIG_CLK_SUN8I_V3S) += clk_v3s.o
|
|
obj-$(CONFIG_CLK_SUN9I_A80) += clk_a80.o
|
|
obj-$(CONFIG_CLK_SUN8I_H3) += clk_h3.o
|
|
obj-$(CONFIG_CLK_SUN50I_H6) += clk_h6.o
|
|
obj-$(CONFIG_CLK_SUN50I_A64) += clk_a64.o
|