mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 17:38:51 +09:00
![Tom Rini](/assets/img/avatar_default.png)
- In ARMv8 NXP Layerscape platforms we also need to make use of CONFIG_SYS_RELOC_GD_ENV_ADDR now, do so. - On ENV_IS_IN_REMOTE, CONFIG_ENV_OFFSET is never used, drop the define to 0. - Add Kconfig entry for ENV_ADDR. - Make ENV_ADDR / ENV_OFFSET depend on the env locations that use it. - Add ENV_xxx_REDUND options that depend on their primary option and SYS_REDUNDAND_ENVIRONMENT - On a number of PowerPC platforms, use SPL_ENV_ADDR not CONFIG_ENV_ADDR for the pre-main-U-Boot environment location. - On ENV_IS_IN_SPI_FLASH, check not for CONFIG_ENV_ADDR being set but rather it being non-zero, as it will now be zero by default. - Rework the env_offset absolute in env/embedded.o to not use CONFIG_ENV_OFFSET as it was the only use of ENV_OFFSET within ENV_IS_IN_FLASH. - Migrate all platforms. Cc: Wolfgang Denk <wd@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Patrick Delaunay <patrick.delaunay@st.com> Cc: uboot-stm32@st-md-mailman.stormreply.com Signed-off-by: Tom Rini <trini@konsulko.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
242 lines
6.1 KiB
C
242 lines
6.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
* Menlosystems M53Menlo configuration
|
|
* Copyright (C) 2012-2017 Marek Vasut <marex@denx.de>
|
|
* Copyright (C) 2014-2017 Olaf Mandel <o.mandel@menlosystems.com>
|
|
*/
|
|
|
|
#ifndef __M53MENLO_CONFIG_H__
|
|
#define __M53MENLO_CONFIG_H__
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#define CONFIG_REVISION_TAG
|
|
#define CONFIG_SYS_FSL_CLK
|
|
|
|
#define CONFIG_TIMESTAMP /* Print image info with timestamp */
|
|
|
|
/*
|
|
* Memory configurations
|
|
*/
|
|
#define PHYS_SDRAM_1 CSD0_BASE_ADDR
|
|
#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
|
|
#define PHYS_SDRAM_2 CSD1_BASE_ADDR
|
|
#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
|
|
#define PHYS_SDRAM_SIZE (gd->ram_size)
|
|
#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
|
|
#define CONFIG_SYS_MEMTEST_START 0x70000000
|
|
#define CONFIG_SYS_MEMTEST_END 0x8ff00000
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
/*
|
|
* U-Boot general configurations
|
|
*/
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
|
|
#define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
/* Boot argument buffer size */
|
|
|
|
/*
|
|
* Serial Driver
|
|
*/
|
|
#define CONFIG_MXC_UART
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
|
|
|
/*
|
|
* MMC Driver
|
|
*/
|
|
#ifdef CONFIG_CMD_MMC
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
#define CONFIG_SYS_FSL_ESDHC_NUM 1
|
|
#endif
|
|
|
|
/*
|
|
* NAND
|
|
*/
|
|
#ifdef CONFIG_CMD_NAND
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR_AXI
|
|
#define CONFIG_MXC_NAND_REGS_BASE NFC_BASE_ADDR_AXI
|
|
#define CONFIG_MXC_NAND_IP_REGS_BASE NFC_BASE_ADDR
|
|
#define CONFIG_SYS_NAND_LARGEPAGE
|
|
#define CONFIG_MXC_NAND_HWECC
|
|
|
|
/* Environment is in NAND */
|
|
#define CONFIG_ENV_RANGE (0x00080000) /* 512 KiB */
|
|
#endif
|
|
|
|
/*
|
|
* Ethernet on SOC (FEC)
|
|
*/
|
|
#ifdef CONFIG_CMD_NET
|
|
#define CONFIG_FEC_MXC
|
|
#define IMX_FEC_BASE FEC_BASE_ADDR
|
|
#define CONFIG_FEC_MXC_PHYADDR 0x0
|
|
#define CONFIG_MII
|
|
#define CONFIG_DISCOVER_PHY
|
|
#define CONFIG_FEC_XCV_TYPE RMII
|
|
#define CONFIG_ETHPRIME "FEC0"
|
|
#endif
|
|
|
|
/*
|
|
* I2C
|
|
*/
|
|
#ifdef CONFIG_CMD_I2C
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_MXC
|
|
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
|
#define CONFIG_SYS_RTC_BUS_NUM 1 /* I2C2 */
|
|
#endif
|
|
|
|
/*
|
|
* RTC
|
|
*/
|
|
#ifdef CONFIG_CMD_DATE
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68
|
|
#define CONFIG_SYS_M41T11_BASE_YEAR 2000
|
|
#endif
|
|
|
|
/*
|
|
* USB
|
|
*/
|
|
#ifdef CONFIG_CMD_USB
|
|
#define CONFIG_MXC_USB_PORT 1
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
#endif
|
|
|
|
/*
|
|
* SATA
|
|
*/
|
|
#ifdef CONFIG_CMD_SATA
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 1
|
|
#define CONFIG_DWC_AHSATA_PORT_ID 0
|
|
#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
|
|
#define CONFIG_LBA48
|
|
#endif
|
|
|
|
/*
|
|
* LCD
|
|
*/
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
#define CONFIG_VIDEO_BMP_GZIP
|
|
#define CONFIG_SPLASH_SCREEN
|
|
#define CONFIG_SPLASHIMAGE_GUARD
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_BMP_16BPP
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
|
|
|
|
/* LVDS display */
|
|
#define CONFIG_SYS_LDB_CLOCK 33260000
|
|
#define CONFIG_IMX_VIDEO_SKIP
|
|
#define CONFIG_SPLASH_SOURCE
|
|
|
|
/* IIM Fuses */
|
|
#define CONFIG_FSL_IIM
|
|
|
|
/* Watchdog */
|
|
|
|
/*
|
|
* Boot Linux
|
|
*/
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_REVISION_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_BOOTFILE "boot/fitImage"
|
|
#define CONFIG_LOADADDR 0x70800000
|
|
#define CONFIG_BOOTCOMMAND "run mmc_mmc"
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/*
|
|
* NAND SPL
|
|
*/
|
|
#define CONFIG_SPL_TARGET "u-boot-with-nand-spl.imx"
|
|
#define CONFIG_SPL_PAD_TO 0x8000
|
|
#define CONFIG_SPL_STACK 0x70004000
|
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS CONFIG_SPL_PAD_TO
|
|
#define CONFIG_SYS_NAND_PAGE_SIZE 2048
|
|
#define CONFIG_SYS_NAND_OOBSIZE 64
|
|
#define CONFIG_SYS_NAND_PAGE_COUNT 64
|
|
#define CONFIG_SYS_NAND_SIZE (256 * 1024 * 1024)
|
|
#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
|
|
|
|
/*
|
|
* Extra Environments
|
|
*/
|
|
#define CONFIG_HOSTNAME "m53menlo"
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"consdev=ttymxc0\0" \
|
|
"baudrate=115200\0" \
|
|
"bootscript=boot.scr\0" \
|
|
"mmcdev=0\0" \
|
|
"mmcpart=1\0" \
|
|
"rootpath=/srv/\0" \
|
|
"kernel_addr_r=0x72000000\0" \
|
|
"mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \
|
|
"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
|
|
"netdev=eth0\0" \
|
|
"splashsource=mmc_fs\0" \
|
|
"splashfile=boot/usplash.bmp.gz\0" \
|
|
"splashimage=0x88000000\0" \
|
|
"splashpos=m,m\0" \
|
|
"stdout=serial,vidconsole\0" \
|
|
"stderr=serial,vidconsole\0" \
|
|
"addcons=" \
|
|
"setenv bootargs ${bootargs} " \
|
|
"console=${consdev},${baudrate}\0" \
|
|
"addip=" \
|
|
"setenv bootargs ${bootargs} " \
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
|
":${hostname}:${netdev}:off\0" \
|
|
"addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
|
|
"addmisc=" \
|
|
"setenv bootargs ${bootargs} ${miscargs}\0" \
|
|
"addargs=run addcons addmisc addmtd\0" \
|
|
"mmcload=" \
|
|
"mmc rescan ; load mmc ${mmcdev}:${mmcpart} " \
|
|
"${kernel_addr_r} ${bootfile}\0" \
|
|
"miscargs=nohlt panic=1\0" \
|
|
"mmcargs=setenv bootargs root=/dev/mmcblk0p${mmcpart} rw " \
|
|
"rootwait\0" \
|
|
"mmc_mmc=" \
|
|
"run mmcload mmcargs addargs ; " \
|
|
"bootm ${kernel_addr_r}\0" \
|
|
"netload=tftp ${kernel_addr_r} ${hostname}/${bootfile}\0" \
|
|
"net_nfs=" \
|
|
"run netload nfsargs addip addargs ; " \
|
|
"bootm ${kernel_addr_r}\0" \
|
|
"nfsargs=" \
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
"nfsroot=${serverip}:${rootpath}${hostname},v3,tcp\0" \
|
|
"try_bootscript=" \
|
|
"mmc rescan;" \
|
|
"if test -e mmc 0:1 ${bootscript} ; then " \
|
|
"if load mmc 0:1 ${kernel_addr_r} ${bootscript};" \
|
|
"then ; " \
|
|
"echo Running bootscript... ; " \
|
|
"source ${kernel_addr_r} ; " \
|
|
"fi ; " \
|
|
"fi\0"
|
|
|
|
#if defined(CONFIG_SPL_BUILD)
|
|
#undef CONFIG_WATCHDOG
|
|
#define CONFIG_HW_WATCHDOG
|
|
#endif
|
|
|
|
#endif /* __M53MENLO_CONFIG_H__ */
|