mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 02:36:39 +09:00
11e1479b9e
Since entry_point and load_addr are addresses, they should be represented as longs to cover the whole address space and to avoid warning when compiling the SPL in 64-bit. Also adjust debug prints to add the 'l' specifier, where needed. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Alexander Graf <agraf@suse.de> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Reviewed-by: Jagan Teki <jagan@openedev.com>
50 lines
947 B
C
50 lines
947 B
C
/*
|
|
* (C) Copyright 2012
|
|
* NVIDIA Inc, <www.nvidia.com>
|
|
*
|
|
* Allen Martin <amartin@nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#include <common.h>
|
|
#include <spl.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/arch/tegra.h>
|
|
#include <asm/arch-tegra/apb_misc.h>
|
|
#include <asm/arch-tegra/board.h>
|
|
#include <asm/spl.h>
|
|
#include "cpu.h"
|
|
|
|
void spl_board_init(void)
|
|
{
|
|
struct apb_misc_pp_ctlr *apb_misc =
|
|
(struct apb_misc_pp_ctlr *)NV_PA_APB_MISC_BASE;
|
|
|
|
/* enable JTAG */
|
|
writel(0xC0, &apb_misc->cfg_ctl);
|
|
|
|
board_init_uart_f();
|
|
|
|
/* Initialize periph GPIOs */
|
|
gpio_early_init_uart();
|
|
|
|
clock_early_init();
|
|
preloader_console_init();
|
|
}
|
|
|
|
u32 spl_boot_device(void)
|
|
{
|
|
return BOOT_DEVICE_RAM;
|
|
}
|
|
|
|
void __noreturn jump_to_image_no_args(struct spl_image_info *spl_image)
|
|
{
|
|
debug("image entry point: 0x%lX\n", spl_image->entry_point);
|
|
|
|
start_cpu((u32)spl_image->entry_point);
|
|
halt_avp();
|
|
}
|