mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-25 20:39:43 +09:00
d68c942927
This renames all the pinmux pins, drive groups, and functions so they have a prefix which matches the type name. These lists are also auto- generated using scripts that were also used to generate the kernel pinctrl drivers. This ensures that the lists are consistent between the two. The entries in tegra124_pingroups[] are all updated to remove the columns which are no longer used. All affected code is updated to match. There are differences in the set of drive groups. I have validated this against the TRM. There are differences order of pin definitions in pinmux.c; these previously had significant mismatches with the correct order:-( I adjusted a few entries in pinmux-config-venice2.h since the set of legal functions for some pins was updated to match the TRM. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
72 lines
1.8 KiB
C
72 lines
1.8 KiB
C
/*
|
|
* (C) Copyright 2013
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/* Tegra124 high-level function multiplexing */
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/funcmux.h>
|
|
#include <asm/arch/pinmux.h>
|
|
|
|
int funcmux_select(enum periph_id id, int config)
|
|
{
|
|
int bad_config = config != FUNCMUX_DEFAULT;
|
|
|
|
switch (id) {
|
|
case PERIPH_ID_UART4:
|
|
switch (config) {
|
|
case FUNCMUX_UART4_GPIO: /* TXD,RXD,CTS,RTS */
|
|
pinmux_set_func(PMUX_PINGRP_PJ7, PMUX_FUNC_UARTD);
|
|
pinmux_set_func(PMUX_PINGRP_PB0, PMUX_FUNC_UARTD);
|
|
pinmux_set_func(PMUX_PINGRP_PB1, PMUX_FUNC_UARTD);
|
|
pinmux_set_func(PMUX_PINGRP_PK7, PMUX_FUNC_UARTD);
|
|
|
|
pinmux_set_io(PMUX_PINGRP_PJ7, PMUX_PIN_OUTPUT);
|
|
pinmux_set_io(PMUX_PINGRP_PB0, PMUX_PIN_INPUT);
|
|
pinmux_set_io(PMUX_PINGRP_PB1, PMUX_PIN_INPUT);
|
|
pinmux_set_io(PMUX_PINGRP_PK7, PMUX_PIN_OUTPUT);
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_PJ7);
|
|
pinmux_tristate_disable(PMUX_PINGRP_PB0);
|
|
pinmux_tristate_disable(PMUX_PINGRP_PB1);
|
|
pinmux_tristate_disable(PMUX_PINGRP_PK7);
|
|
break;
|
|
}
|
|
break;
|
|
|
|
case PERIPH_ID_UART1:
|
|
switch (config) {
|
|
case FUNCMUX_UART1_KBC:
|
|
pinmux_set_func(PMUX_PINGRP_KB_ROW9_PS1,
|
|
PMUX_FUNC_UARTA);
|
|
pinmux_set_func(PMUX_PINGRP_KB_ROW10_PS2,
|
|
PMUX_FUNC_UARTA);
|
|
|
|
pinmux_set_io(PMUX_PINGRP_KB_ROW9_PS1, PMUX_PIN_OUTPUT);
|
|
pinmux_set_io(PMUX_PINGRP_KB_ROW10_PS2, PMUX_PIN_INPUT);
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_KB_ROW9_PS1);
|
|
pinmux_tristate_disable(PMUX_PINGRP_KB_ROW10_PS2);
|
|
break;
|
|
}
|
|
break;
|
|
|
|
/* Add other periph IDs here as needed */
|
|
|
|
default:
|
|
debug("%s: invalid periph_id %d", __func__, id);
|
|
return -1;
|
|
}
|
|
|
|
if (bad_config) {
|
|
debug("%s: invalid config %d for periph_id %d", __func__,
|
|
config, id);
|
|
return -1;
|
|
}
|
|
return 0;
|
|
}
|