mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
a187559e3d
Correct spelling of "U-Boot" shall be used in all written text (documentation, comments in source files etc.). Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Heiko Schocher <hs@denx.de> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Minkyu Kang <mk7.kang@samsung.com>
52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
/*
|
|
* U-Boot - psd4256.h
|
|
*
|
|
* Copyright (c) 2005-2007 Analog Devices Inc.
|
|
*
|
|
* (C) Copyright 2000-2004
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* Flash A/B Port A configuration registers.
|
|
* Addresses are offset values to CONFIG_SYS_FLASH1_BASE
|
|
* for Flash A and CONFIG_SYS_FLASH2_BASE for Flash B.
|
|
*/
|
|
|
|
#define PSD_PORTA_DIN 0x070000
|
|
#define PSD_PORTA_DOUT 0x070004
|
|
#define PSD_PORTA_DIR 0x070006
|
|
|
|
/*
|
|
* Flash A/B Port B configuration registers
|
|
* Addresses are offset values to CONFIG_SYS_FLASH1_BASE
|
|
* for Flash A and CONFIG_SYS_FLASH2_BASE for Flash B.
|
|
*/
|
|
|
|
#define PSD_PORTB_DIN 0x070001
|
|
#define PSD_PORTB_DOUT 0x070005
|
|
#define PSD_PORTB_DIR 0x070007
|
|
|
|
/*
|
|
* Flash A Port A Bit definitions
|
|
*/
|
|
|
|
#define PSDA_PPICLK1 0x20 /* PPI Clock select bit 1 */
|
|
#define PSDA_PPICLK0 0x10 /* PPI Clock select bit 0 */
|
|
#define PSDA_VDEC_RST 0x08 /* Video decoder reset, 0 = RESET */
|
|
#define PSDA_VENC_RST 0x04 /* Video encoder reset, 0 = RESET */
|
|
#define PSDA_CODEC_RST 0x01 /* Codec reset, 0 = RESET */
|
|
|
|
/*
|
|
* Flash A Port B Bit definitions
|
|
*/
|
|
|
|
#define PSDA_LED9 0x20 /* LED 9, 1 = LED ON */
|
|
#define PSDA_LED8 0x10 /* LED 8, 1 = LED ON */
|
|
#define PSDA_LED7 0x08 /* LED 7, 1 = LED ON */
|
|
#define PSDA_LED6 0x04 /* LED 6, 1 = LED ON */
|
|
#define PSDA_LED5 0x02 /* LED 5, 1 = LED ON */
|
|
#define PSDA_LED4 0x01 /* LED 4, 1 = LED ON */
|