mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 05:13:21 +09:00
![]() Add code to get the FPGA type for Altera's SoCFPGA family of FPGA. The code uses the scan manager to send jtag pulses that will return the FPGA ID. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> |
||
---|---|---|
.. | ||
clock_manager.h | ||
dwmmc.h | ||
fpga_manager.h | ||
freeze_controller.h | ||
gpio.h | ||
nic301.h | ||
reset_manager.h | ||
scan_manager.h | ||
scu.h | ||
sdram.h | ||
socfpga_base_addrs.h | ||
system_manager.h | ||
timer.h |