mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 07:58:52 +09:00
![Shaohui Xie](/assets/img/avatar_default.png)
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Acked-by: York Sun <yorksun@freescale.com>
33 lines
713 B
C
33 lines
713 B
C
/*
|
|
* Copyright 2009-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* P4080 DS board configuration file
|
|
* Also supports P4040 DS
|
|
*/
|
|
#define CONFIG_P4080DS
|
|
#define CONFIG_PHYS_64BIT
|
|
#define CONFIG_PPC_P4080
|
|
|
|
#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
|
|
|
|
#define CONFIG_MMC
|
|
#define CONFIG_PCIE3
|
|
|
|
#define CONFIG_CMD_SATA
|
|
#define CONFIG_SATA_SIL
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
|
#define CONFIG_LIBATA
|
|
#define CONFIG_LBA48
|
|
|
|
#define CONFIG_SYS_SRIO
|
|
#define CONFIG_SRIO1 /* SRIO port 1 */
|
|
#define CONFIG_SRIO2 /* SRIO port 2 */
|
|
#define CONFIG_SRIO_PCIE_BOOT_MASTER
|
|
#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 ref clk freq */
|
|
|
|
#include "corenet_ds.h"
|