mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 11:46:17 +09:00
2acc24fc28
The bounce buffer is used by a few drivers (most of the MMC drivers) to overcome limitations in their respective DMA implementation. This moves the configuration to Kconfig and makes it user-selectable (even though it will be a required feature to make those drivers work): the expected usage is for drivers depending on this to 'select' it unconditionally from their respective Kconfig (see follow-up patches). This commit includes a full migration using moveconfig.py to ensure that each commit compiles. To ensure bisectability we update dependencies of various drivers to now select BOUNCE_BUFFER when needed. [trini: Squash all patches to ensure bisectability] Signed-off-by: Tom Rini <trini@konsulko.com> Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Otavio Salvador <otavio@ossystems.com.br> [dw_mmc portion] Reviewed-by: Fabio Estevam <festevam@gmail.com> [mxsmmc portion] Reviewed-by: Simon Glass <sjg@chromium.org> [tegra portion]
72 lines
1.5 KiB
C
72 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __MX6_COMMON_H
|
|
#define __MX6_COMMON_H
|
|
|
|
#if (defined(CONFIG_MX6UL) || defined(CONFIG_MX6ULL))
|
|
#define CONFIG_SC_TIMER_CLK 8000000 /* 8Mhz */
|
|
#define COUNTER_FREQUENCY CONFIG_SC_TIMER_CLK
|
|
#else
|
|
#ifndef CONFIG_SYS_L2CACHE_OFF
|
|
#define CONFIG_SYS_L2_PL310
|
|
#define CONFIG_SYS_PL310_BASE L2_PL310_BASE
|
|
#endif
|
|
|
|
#endif
|
|
#define CONFIG_BOARD_POSTCLK_INIT
|
|
#define CONFIG_MXC_GPT_HCLK
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN 0x1000000
|
|
|
|
#include <linux/sizes.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/mach-imx/gpio.h>
|
|
|
|
#ifndef CONFIG_MX6
|
|
#define CONFIG_MX6
|
|
#endif
|
|
|
|
#define CONFIG_SYS_FSL_CLK
|
|
|
|
/* ATAGs */
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_REVISION_TAG
|
|
|
|
/* Boot options */
|
|
#if defined(CONFIG_MX6SL) || defined(CONFIG_MX6SLL) || \
|
|
defined(CONFIG_MX6SX) || \
|
|
defined(CONFIG_MX6UL) || defined(CONFIG_MX6ULL)
|
|
#define CONFIG_LOADADDR 0x82000000
|
|
#else
|
|
#define CONFIG_LOADADDR 0x12000000
|
|
#endif
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_CBSIZE 512
|
|
#define CONFIG_SYS_MAXARGS 32
|
|
|
|
/* MMC */
|
|
#define CONFIG_FSL_USDHC
|
|
|
|
/* Fuses */
|
|
#define CONFIG_MXC_OCOTP
|
|
|
|
/* Secure boot (HAB) support */
|
|
#ifdef CONFIG_SECURE_BOOT
|
|
#define CONFIG_CSF_SIZE 0x2000
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
|
|
#endif
|
|
#endif
|
|
|
|
#endif
|