mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-02 09:30:43 +09:00
fab3357916
So far, Rockchip SoCs have two kinds of USB2.0 phy, such as Synopsys and Innosilicon. This patch applys dwc2 usb driver framework to implement phy_init() and phy_off() methods for Synopsys phy on Rockchip platform. Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com> Acked-by: Simon Glass <sjg@chromium.org>
28 lines
603 B
C
28 lines
603 B
C
/*
|
|
* drivers/usb/gadget/dwc2_udc.h
|
|
* Designware DWC2 on-chip full/high speed USB device controllers
|
|
* Copyright (C) 2005 for Samsung Electronics
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __DWC2_USB_GADGET
|
|
#define __DWC2_USB_GADGET
|
|
|
|
#define PHY0_SLEEP (1 << 5)
|
|
|
|
struct dwc2_plat_otg_data {
|
|
void *priv;
|
|
int phy_of_node;
|
|
int (*phy_control)(int on);
|
|
unsigned int regs_phy;
|
|
unsigned int regs_otg;
|
|
unsigned int usb_phy_ctrl;
|
|
unsigned int usb_flags;
|
|
unsigned int usb_gusbcfg;
|
|
};
|
|
|
|
int dwc2_udc_probe(struct dwc2_plat_otg_data *pdata);
|
|
|
|
#endif /* __DWC2_USB_GADGET */
|