mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 18:56:15 +09:00
fa86d1c0bf
Large EEPROMs, e.g. 24lc32, need 2 byte to address the internal memory. These devices require that the high byte of the internal address has to be written first. The mxs_i2c driver currently writes the address' low byte first. The following patch fixes the byte order of the internal address that should be written to the I2C device. Signed-off-by: Torsten Fleischer <to-fleischer@t-online.de> CC: Marek Vasut <marex@denx.de> CC: Stefano Babic <sbabic@denx.de> CC: Fabio Estevam <fabio.estevam@freescale.com> Acked-by: Marek Vasut <marex@denx.de> Acked-by: Stefano Babic <sbabic@denx.de> |
||
|---|---|---|
| .. | ||
| bfin-twi_i2c.c | ||
| davinci_i2c.c | ||
| designware_i2c.c | ||
| designware_i2c.h | ||
| fsl_i2c.c | ||
| Makefile | ||
| mv_i2c.c | ||
| mv_i2c.h | ||
| mvtwsi.c | ||
| mxc_i2c.c | ||
| mxs_i2c.c | ||
| omap24xx_i2c.c | ||
| omap24xx_i2c.h | ||
| omap1510_i2c.c | ||
| pca9564_i2c.c | ||
| ppc4xx_i2c.c | ||
| s3c24x0_i2c.c | ||
| s3c44b0_i2c.c | ||
| sh_i2c.c | ||
| sh_sh7734_i2c.c | ||
| soft_i2c.c | ||
| tegra_i2c.c | ||
| tsi108_i2c.c | ||
| u8500_i2c.c | ||
| u8500_i2c.h | ||