mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-13 14:46:21 +09:00
bfcef28ae4
This adds platform code for the Amlogic Meson GXBaby (S905) SoC and a board definition for ODROID-C2. This initial submission only supports UART and Ethernet (through the existing Designware driver). DTS files are the ones submitted to Linux arm-soc for 4.7 [1]. [1] https://patchwork.ozlabs.org/patch/603583/ Signed-off-by: Beniamino Galvani <b.galvani@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
52 lines
1.3 KiB
C
52 lines
1.3 KiB
C
/*
|
|
* Configuration for ODROID-C2
|
|
* (C) Copyright 2016 Beniamino Galvani <b.galvani@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#define CONFIG_CPU_ARMV8
|
|
#define CONFIG_REMAKE_ELF
|
|
#define CONFIG_SYS_CACHELINE_SIZE 64
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define CONFIG_ENV_IS_NOWHERE 1
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
#define CONFIG_SYS_MAXARGS 32
|
|
#define CONFIG_SYS_MALLOC_LEN (32 << 20)
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
#define CONFIG_SYS_TEXT_BASE 0x01000000
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x20000000
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_TEXT_BASE
|
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
#define GICD_BASE 0xc4301000
|
|
#define GICC_BASE 0xc4302000
|
|
|
|
#define CONFIG_IDENT_STRING " odroid-c2"
|
|
|
|
/* Serial setup */
|
|
#define CONFIG_CONS_INDEX 0
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_CMD_ENV
|
|
|
|
/* Monitor Command Prompt */
|
|
/* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
#define CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
#include <config_distro_defaults.h>
|
|
|
|
#endif /* __CONFIG_H */
|