mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 11:16:15 +09:00
4fb2264b28
The correct setting for the RGMII ports on LS1046ARDB is to
enable delay on both Rx and Tx so the interface mode used must
be PHY_INTERFACE_MODE_RGMII_ID. There is a pull-up that turns
on Rx internal delay by default and the u-boot does not
override that (yet) so in u-boot the interface is functional.
In Linux the PHY driver is clearing the Rx delay for the
"rgmii-txid" mode and the reception does not work.
Changing the RGMII mode to internal delay here ensures that
device tree fix-ups for the PHY connection type turn on both
Tx and Rx internal delay in Linux.
Fixes: cc1aa218f5 ("armv8/ls1046a: RGMII PHY requires internal
delay on Tx")
Signed-off-by: Madalin Bucur <madalin.bucur@oss.nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
123 lines
3.4 KiB
C
123 lines
3.4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2016 Freescale Semiconductor, Inc.
|
|
*/
|
|
#include <common.h>
|
|
#include <phy.h>
|
|
#include <fm_eth.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
|
|
#define FSL_CHASSIS2_RCWSR13_EC1 0xe0000000 /* bits 416..418 */
|
|
#define FSL_CHASSIS2_RCWSR13_EC1_DTSEC3_RGMII 0x00000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC1_GPIO 0x20000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC1_FTM 0xa0000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC2 0x1c000000 /* bits 419..421 */
|
|
#define FSL_CHASSIS2_RCWSR13_EC2_DTSEC4_RGMII 0x00000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC2_GPIO 0x04000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC2_1588 0x08000000
|
|
#define FSL_CHASSIS2_RCWSR13_EC2_FTM 0x14000000
|
|
|
|
u32 port_to_devdisr[] = {
|
|
[FM1_DTSEC1] = FSL_CHASSIS2_DEVDISR2_DTSEC1_1,
|
|
[FM1_DTSEC2] = FSL_CHASSIS2_DEVDISR2_DTSEC1_2,
|
|
[FM1_DTSEC3] = FSL_CHASSIS2_DEVDISR2_DTSEC1_3,
|
|
[FM1_DTSEC4] = FSL_CHASSIS2_DEVDISR2_DTSEC1_4,
|
|
[FM1_DTSEC5] = FSL_CHASSIS2_DEVDISR2_DTSEC1_5,
|
|
[FM1_DTSEC6] = FSL_CHASSIS2_DEVDISR2_DTSEC1_6,
|
|
[FM1_DTSEC9] = FSL_CHASSIS2_DEVDISR2_DTSEC1_9,
|
|
[FM1_DTSEC10] = FSL_CHASSIS2_DEVDISR2_DTSEC1_10,
|
|
[FM1_10GEC1] = FSL_CHASSIS2_DEVDISR2_10GEC1_1,
|
|
[FM1_10GEC2] = FSL_CHASSIS2_DEVDISR2_10GEC1_2,
|
|
[FM1_10GEC3] = FSL_CHASSIS2_DEVDISR2_10GEC1_3,
|
|
[FM1_10GEC4] = FSL_CHASSIS2_DEVDISR2_10GEC1_4,
|
|
};
|
|
|
|
static int is_device_disabled(enum fm_port port)
|
|
{
|
|
struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
|
|
u32 devdisr2 = in_be32(&gur->devdisr2);
|
|
|
|
return port_to_devdisr[port] & devdisr2;
|
|
}
|
|
|
|
void fman_disable_port(enum fm_port port)
|
|
{
|
|
struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
|
|
|
|
setbits_be32(&gur->devdisr2, port_to_devdisr[port]);
|
|
}
|
|
|
|
phy_interface_t fman_port_enet_if(enum fm_port port)
|
|
{
|
|
struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
|
|
u32 rcwsr13 = in_be32(&gur->rcwsr[13]);
|
|
|
|
if (is_device_disabled(port))
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
|
|
if ((port == FM1_10GEC1) && (is_serdes_configured(XFI_FM1_MAC9)))
|
|
return PHY_INTERFACE_MODE_XGMII;
|
|
|
|
if ((port == FM1_DTSEC9) && (is_serdes_configured(XFI_FM1_MAC9)))
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
|
|
if ((port == FM1_10GEC2) && (is_serdes_configured(XFI_FM1_MAC10)))
|
|
return PHY_INTERFACE_MODE_XGMII;
|
|
|
|
if ((port == FM1_DTSEC10) && (is_serdes_configured(XFI_FM1_MAC10)))
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
|
|
if (port == FM1_DTSEC3)
|
|
if ((rcwsr13 & FSL_CHASSIS2_RCWSR13_EC1) ==
|
|
FSL_CHASSIS2_RCWSR13_EC1_DTSEC3_RGMII)
|
|
return PHY_INTERFACE_MODE_RGMII_ID;
|
|
|
|
if (port == FM1_DTSEC4)
|
|
if ((rcwsr13 & FSL_CHASSIS2_RCWSR13_EC2) ==
|
|
FSL_CHASSIS2_RCWSR13_EC2_DTSEC4_RGMII)
|
|
return PHY_INTERFACE_MODE_RGMII_ID;
|
|
|
|
/* handle SGMII, only MAC 2/5/6/9/10 available */
|
|
switch (port) {
|
|
case FM1_DTSEC2:
|
|
case FM1_DTSEC5:
|
|
case FM1_DTSEC6:
|
|
case FM1_DTSEC9:
|
|
case FM1_DTSEC10:
|
|
if (is_serdes_configured(SGMII_FM1_DTSEC2 + port - FM1_DTSEC2))
|
|
return PHY_INTERFACE_MODE_SGMII;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
/* handle 2.5G SGMII, only MAC 5/9/10 available */
|
|
switch (port) {
|
|
case FM1_DTSEC5:
|
|
case FM1_DTSEC9:
|
|
case FM1_DTSEC10:
|
|
if (is_serdes_configured(SGMII_2500_FM1_DTSEC5 +
|
|
port - FM1_DTSEC5))
|
|
return PHY_INTERFACE_MODE_SGMII_2500;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
/* handle QSGMII, only MAC 1/5/6/10 available */
|
|
switch (port) {
|
|
case FM1_DTSEC1:
|
|
case FM1_DTSEC5:
|
|
case FM1_DTSEC6:
|
|
case FM1_DTSEC10:
|
|
if (is_serdes_configured(QSGMII_FM1_A))
|
|
return PHY_INTERFACE_MODE_QSGMII;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
}
|