mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-29 14:23:44 +09:00
8c59f2023c
U-Boot SPL on the generic RISC-V CPU supports two boot flows, directly jumping to the image and via OpenSBI firmware. In the first case, both U-Boot SPL and proper must be compiled to run in the same privilege mode. Using OpenSBI firmware, U-Boot SPL must be compiled for machine mode and U-Boot proper for supervisor mode. To be able to use SPL, boards have to provide a supported SPL boot device. Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Anup Patel <anup.patel@wdc.com>
16 lines
324 B
Plaintext
16 lines
324 B
Plaintext
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
|
|
|
|
config GENERIC_RISCV
|
|
bool
|
|
select ARCH_EARLY_INIT_R
|
|
imply CPU
|
|
imply CPU_RISCV
|
|
imply RISCV_TIMER
|
|
imply SIFIVE_CLINT if (RISCV_MMODE || SPL_RISCV_MMODE)
|
|
imply CMD_CPU
|
|
imply SPL_CPU_SUPPORT
|
|
imply SPL_OPENSBI
|
|
imply SPL_LOAD_FIT
|