mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-16 16:16:16 +09:00
f6ae1ca058
This patch includes following changes : * Adds gpio pin numbering support for EXYNOS SOCs. To have consistent 0..n-1 GPIO numbering the banks are divided into different parts where ever they have holes in them. * Rename GPIO definitions from GPIO_... to S5P_GPIO_... These changes were done to enable cmd_gpio for EXYNOS and cmd_gpio has GPIO_INPUT same as s5p_gpio driver and hence getting a error during compilation. * Adds support for name to gpio conversion in s5p_gpio to enable gpio command EXYNOS SoCs. Function has been added to asm/gpio.h to decode the input gpio name to gpio number. Example: SMDK5420 # gpio set gpa00 Signed-off-by: Leela Krishna Amudala <l.krishna@samsung.com> Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com> Signed-off-by: Akshay Saraswat <akshay.s@samsung.com> Acked-by: Przemyslaw Marczak <p.marczak@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
120 lines
2.1 KiB
C
120 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <usb.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/arch/dwmmc.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/power.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#ifdef CONFIG_USB_EHCI_EXYNOS
|
|
int board_usb_init(int index, enum usb_init_type init)
|
|
{
|
|
/* Configure gpios for usb 3503 hub:
|
|
* disconnect, toggle reset and connect
|
|
*/
|
|
gpio_direction_output(EXYNOS5_GPIO_D17, 0);
|
|
gpio_direction_output(EXYNOS5_GPIO_X35, 0);
|
|
|
|
gpio_direction_output(EXYNOS5_GPIO_X35, 1);
|
|
gpio_direction_output(EXYNOS5_GPIO_D17, 1);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int board_init(void)
|
|
{
|
|
gd->bd->bi_boot_params = (PHYS_SDRAM_1 + 0x100UL);
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
int i;
|
|
u32 addr;
|
|
|
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
|
|
addr = CONFIG_SYS_SDRAM_BASE + (i * SDRAM_BANK_SIZE);
|
|
gd->ram_size += get_ram_size((long *)addr, SDRAM_BANK_SIZE);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
int power_init_board(void)
|
|
{
|
|
set_ps_hold_ctrl();
|
|
return 0;
|
|
}
|
|
|
|
void dram_init_banksize(void)
|
|
{
|
|
int i;
|
|
u32 addr, size;
|
|
|
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
|
|
addr = CONFIG_SYS_SDRAM_BASE + (i * SDRAM_BANK_SIZE);
|
|
size = get_ram_size((long *)addr, SDRAM_BANK_SIZE);
|
|
|
|
gd->bd->bi_dram[i].start = addr;
|
|
gd->bd->bi_dram[i].size = size;
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_GENERIC_MMC
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
int ret;
|
|
/* dwmmc initializattion for available channels */
|
|
ret = exynos_dwmmc_init(gd->fdt_blob);
|
|
if (ret)
|
|
debug("dwmmc init failed\n");
|
|
|
|
return ret;
|
|
}
|
|
#endif
|
|
|
|
static int board_uart_init(void)
|
|
{
|
|
int err = 0, uart_id;
|
|
|
|
for (uart_id = PERIPH_ID_UART0; uart_id <= PERIPH_ID_UART3; uart_id++) {
|
|
err = exynos_pinmux_config(uart_id, PINMUX_FLAG_NONE);
|
|
if (err) {
|
|
debug("UART%d not configured\n",
|
|
(uart_id - PERIPH_ID_UART0));
|
|
return err;
|
|
}
|
|
}
|
|
return err;
|
|
}
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
int board_early_init_f(void)
|
|
{
|
|
int err;
|
|
|
|
err = board_uart_init();
|
|
if (err) {
|
|
debug("UART init failed\n");
|
|
return err;
|
|
}
|
|
return err;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
int checkboard(void)
|
|
{
|
|
printf("\nBoard: Arndale\n");
|
|
|
|
return 0;
|
|
}
|
|
#endif
|