mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 07:58:52 +09:00
![Stefan Roese](/assets/img/avatar_default.png)
This patch updates the Acadia (405EZ) support for the new 1.1 board revision. It also adds support for NAND FLASH via the 4xx NDFC. Please note that the jumper J7 must be in position 2-3 for this NAND support. Position 1-2 is for NAND booting only. NAND booting support will follow later. Signed-off-by: Stefan Roese <sr@denx.de>
111 lines
3.0 KiB
C
111 lines
3.0 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
|
|
extern void board_pll_init_f(void);
|
|
|
|
static void acadia_gpio_init(void)
|
|
{
|
|
/*
|
|
* GPIO0 setup (select GPIO or alternate function)
|
|
*/
|
|
out32(GPIO0_OSRL, CFG_GPIO0_OSRL);
|
|
out32(GPIO0_OSRH, CFG_GPIO0_OSRH); /* output select */
|
|
out32(GPIO0_ISR1L, CFG_GPIO0_ISR1L);
|
|
out32(GPIO0_ISR1H, CFG_GPIO0_ISR1H); /* input select */
|
|
out32(GPIO0_TSRL, CFG_GPIO0_TSRL);
|
|
out32(GPIO0_TSRH, CFG_GPIO0_TSRH); /* three-state select */
|
|
out32(GPIO0_TCR, CFG_GPIO0_TCR); /* enable output driver for outputs */
|
|
|
|
/*
|
|
* Ultra (405EZ) was nice enough to add another GPIO controller
|
|
*/
|
|
out32(GPIO1_OSRH, CFG_GPIO1_OSRH); /* output select */
|
|
out32(GPIO1_OSRL, CFG_GPIO1_OSRL);
|
|
out32(GPIO1_ISR1H, CFG_GPIO1_ISR1H); /* input select */
|
|
out32(GPIO1_ISR1L, CFG_GPIO1_ISR1L);
|
|
out32(GPIO1_TSRH, CFG_GPIO1_TSRH); /* three-state select */
|
|
out32(GPIO1_TSRL, CFG_GPIO1_TSRL);
|
|
out32(GPIO1_TCR, CFG_GPIO1_TCR); /* enable output driver for outputs */
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
unsigned int reg;
|
|
|
|
/* don't reinit PLL when booting via I2C bootstrap option */
|
|
mfsdr(SDR_PINSTP, reg);
|
|
if (reg != 0xf0000000)
|
|
board_pll_init_f();
|
|
|
|
acadia_gpio_init();
|
|
|
|
/* Configure 405EZ for NAND usage */
|
|
mtsdr(sdrnand0, 0x80c00000);
|
|
mtsdr(sdrultra0, 0x8d110000);
|
|
|
|
/* USB Host core needs this bit set */
|
|
mfsdr(sdrultra1, reg);
|
|
mtsdr(sdrultra1, reg | SDR_ULTRA1_LEDNENABLE);
|
|
|
|
mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
|
|
mtdcr(uicer, 0x00000000); /* disable all ints */
|
|
mtdcr(uiccr, 0x00000010);
|
|
mtdcr(uicpr, 0xFE7FFFF0); /* set int polarities */
|
|
mtdcr(uictr, 0x00000010); /* set int trigger levels */
|
|
mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
|
|
|
|
return 0;
|
|
}
|
|
|
|
int misc_init_f(void)
|
|
{
|
|
/* Set EPLD to take PHY out of reset */
|
|
out8(CFG_CPLD_BASE + 0x05, 0x00);
|
|
udelay(100000);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Check Board Identity:
|
|
*/
|
|
int checkboard(void)
|
|
{
|
|
char *s = getenv("serial#");
|
|
u8 rev;
|
|
|
|
rev = in8(CFG_CPLD_BASE + 0);
|
|
printf("Board: Acadia - AMCC PPC405EZ Evaluation Board, Rev. %X", rev);
|
|
|
|
if (s != NULL) {
|
|
puts(", serial# ");
|
|
puts(s);
|
|
}
|
|
putc('\n');
|
|
|
|
return (0);
|
|
}
|