mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-11 23:33:26 +09:00
![Scott Wood](/assets/img/avatar_default.png)
These functions are part of the Linux 4.6 sync. They are being added before the main sync patch in order to make it easier to address the issue across all NAND drivers (many/most of which do not closely track their Linux counterparts) separately from other merge issues. Signed-off-by: Scott Wood <oss@buserror.net>
50 lines
1.1 KiB
C
50 lines
1.1 KiB
C
/*
|
|
* Copyright 2008 Extreme Engineering Solutions, Inc.
|
|
*
|
|
* This driver support NAND devices which have address lines
|
|
* connected as ALE and CLE inputs.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <nand.h>
|
|
#include <asm/io.h>
|
|
|
|
/*
|
|
* Hardware specific access to control-lines
|
|
*/
|
|
static void nand_addr_hwcontrol(struct mtd_info *mtd, int cmd, uint ctrl)
|
|
{
|
|
struct nand_chip *this = mtd_to_nand(mtd);
|
|
ulong IO_ADDR_W;
|
|
|
|
if (ctrl & NAND_CTRL_CHANGE) {
|
|
IO_ADDR_W = (ulong)this->IO_ADDR_W;
|
|
|
|
IO_ADDR_W &= ~(CONFIG_SYS_NAND_ACTL_CLE |
|
|
CONFIG_SYS_NAND_ACTL_ALE |
|
|
CONFIG_SYS_NAND_ACTL_NCE);
|
|
if (ctrl & NAND_CLE)
|
|
IO_ADDR_W |= CONFIG_SYS_NAND_ACTL_CLE;
|
|
if (ctrl & NAND_ALE)
|
|
IO_ADDR_W |= CONFIG_SYS_NAND_ACTL_ALE;
|
|
if (ctrl & NAND_NCE)
|
|
IO_ADDR_W |= CONFIG_SYS_NAND_ACTL_NCE;
|
|
|
|
this->IO_ADDR_W = (void *)IO_ADDR_W;
|
|
}
|
|
|
|
if (cmd != NAND_CMD_NONE)
|
|
writeb(cmd, this->IO_ADDR_W);
|
|
}
|
|
|
|
int board_nand_init(struct nand_chip *nand)
|
|
{
|
|
nand->ecc.mode = NAND_ECC_SOFT;
|
|
nand->cmd_ctrl = nand_addr_hwcontrol;
|
|
nand->chip_delay = CONFIG_SYS_NAND_ACTL_DELAY;
|
|
|
|
return 0;
|
|
}
|