mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 13:16:16 +09:00
f2a751beba
This patch adds support to enable and use the internal BayTrail UART instead of the one integrated in the Super IO Winbond chip. For this, a 2nd defconfig file is added. This is useful for tests done for the congatec SoM used on baseboards without such a Super IO chip. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Bin Meng <bmeng.cn@gmail.com> Cc: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
34 lines
660 B
C
34 lines
660 B
C
/*
|
|
* Copyright (C) 2016 Stefan Roese <sr@denx.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <winbond_w83627.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/ibmpc.h>
|
|
#include <asm/pnp_def.h>
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
#ifndef CONFIG_INTERNAL_UART
|
|
/*
|
|
* The FSP enables the BayTrail internal legacy UART (again).
|
|
* Disable it again, so that the Winbond one can be used.
|
|
*/
|
|
setup_internal_uart(0);
|
|
|
|
/* Enable the legacy UART in the Winbond W83627 Super IO chip */
|
|
winbond_enable_serial(PNP_DEV(WINBOND_IO_PORT, W83627DHG_SP1),
|
|
UART0_BASE, UART0_IRQ);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int arch_early_init_r(void)
|
|
{
|
|
return 0;
|
|
}
|