mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 07:58:52 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
Setting LOADADDR to 0x8000 is a bad idea, it is very likely that some kind of overlap will happen. Move the LOADADDR 0x01000000 (16MiB from start of RAM) to make sure no overlap happens when loading kernel for example. Signed-off-by: Marek Vasut <marex@denx.de>
98 lines
2.6 KiB
C
98 lines
2.6 KiB
C
/*
|
|
* Copyright (C) 2014 Marek Vasut <marex@denx.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef __CONFIG_SOCFPGA_ARRIA5_H__
|
|
#define __CONFIG_SOCFPGA_ARRIA5_H__
|
|
|
|
#include <asm/arch/socfpga_base_addrs.h>
|
|
|
|
/* U-Boot Commands */
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_FAT_WRITE
|
|
#define CONFIG_HW_WATCHDOG
|
|
|
|
#define CONFIG_CMD_ASKENV
|
|
#define CONFIG_CMD_BOOTZ
|
|
#define CONFIG_CMD_CACHE
|
|
#define CONFIG_CMD_DFU
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_EXT4
|
|
#define CONFIG_CMD_EXT4_WRITE
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_FS_GENERIC
|
|
#define CONFIG_CMD_GREPENV
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_USB
|
|
#define CONFIG_CMD_USB_MASS_STORAGE
|
|
|
|
|
|
/* Memory configurations */
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
|
|
|
|
/* Booting Linux */
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_BOOTFILE "zImage"
|
|
#define CONFIG_BOOTARGS "console=ttyS0," __stringify(CONFIG_BAUDRATE)
|
|
#ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
|
|
#define CONFIG_BOOTCOMMAND "run ramboot"
|
|
#else
|
|
#define CONFIG_BOOTCOMMAND "run mmcload; run mmcboot"
|
|
#endif
|
|
#define CONFIG_LOADADDR 0x01000000
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/* Ethernet on SoC (EMAC) */
|
|
#if defined(CONFIG_CMD_NET)
|
|
|
|
/* PHY */
|
|
#define CONFIG_PHY_MICREL
|
|
#define CONFIG_PHY_MICREL_KSZ9021
|
|
#define CONFIG_KSZ9021_CLK_SKEW_ENV "micrel-ksz9021-clk-skew"
|
|
#define CONFIG_KSZ9021_CLK_SKEW_VAL 0xf0f0
|
|
#define CONFIG_KSZ9021_DATA_SKEW_ENV "micrel-ksz9021-data-skew"
|
|
#define CONFIG_KSZ9021_DATA_SKEW_VAL 0x0
|
|
|
|
#endif
|
|
|
|
/* USB */
|
|
#ifdef CONFIG_CMD_USB
|
|
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
|
|
#endif
|
|
#define CONFIG_G_DNL_MANUFACTURER "Altera"
|
|
|
|
/* Extra Environment */
|
|
#define CONFIG_HOSTNAME socfpga_arria5
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"verify=n\0" \
|
|
"loadaddr= " __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
"ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
|
|
"bootm ${loadaddr} - ${fdt_addr}\0" \
|
|
"bootimage=zImage\0" \
|
|
"fdt_addr=100\0" \
|
|
"fdtimage=socfpga.dtb\0" \
|
|
"fsloadcmd=ext2load\0" \
|
|
"bootm ${loadaddr} - ${fdt_addr}\0" \
|
|
"mmcroot=/dev/mmcblk0p2\0" \
|
|
"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
|
|
" root=${mmcroot} rw rootwait;" \
|
|
"bootz ${loadaddr} - ${fdt_addr}\0" \
|
|
"mmcload=mmc rescan;" \
|
|
"load mmc 0:1 ${loadaddr} ${bootimage};" \
|
|
"load mmc 0:1 ${fdt_addr} ${fdtimage}\0" \
|
|
"qspiroot=/dev/mtdblock0\0" \
|
|
"qspirootfstype=jffs2\0" \
|
|
"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
|
|
" root=${qspiroot} rw rootfstype=${qspirootfstype};"\
|
|
"bootm ${loadaddr} - ${fdt_addr}\0"
|
|
|
|
/* The rest of the configuration is shared */
|
|
#include <configs/socfpga_common.h>
|
|
|
|
#endif /* __CONFIG_SOCFPGA_ARRIA5_H__ */
|