mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-10 23:03:29 +09:00
![Tom Rini](/assets/img/avatar_default.png)
As part of merging the next branch in to master, the sifive_fu540 will
fail to link:
riscv64-linux-ld.bfd: lib/built-in.o: in function `panic_finish':
lib/panic.c:28: undefined reference to `do_reset'
make[2]: *** [spl/u-boot-spl] Error 1
make[1]: *** [spl/u-boot-spl] Error 2
make: *** [sub-make] Error 2
And while the "fix the build" option of enabling CONFIG_SPL_SYSRESET may
solve the issue, it is unclear that it is the correct path exactly. For
the moment, I am reverting this commit and take a "revert the revert"
and proper fix as soon as it's available.
This reverts commit cdae446461
.
Cc: Paul Walmsley <paul.walmsley@sifive.com>
Cc: Palmer Dabbelt <palmer@dabbelt.com>
Cc: Anup Patel <anup.patel@wdc.com>
Cc: Atish Patra <atish.patra@wdc.com>
Cc: Bin Meng <bin.meng@windriver.com>
Signed-off-by: Tom Rini <trini@konsulko.com>
70 lines
1.1 KiB
Plaintext
70 lines
1.1 KiB
Plaintext
if TARGET_SIFIVE_FU540
|
|
|
|
config SYS_BOARD
|
|
default "fu540"
|
|
|
|
config SYS_VENDOR
|
|
default "sifive"
|
|
|
|
config SYS_CPU
|
|
default "fu540"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "sifive-fu540"
|
|
|
|
config SYS_TEXT_BASE
|
|
default 0x80200000 if SPL
|
|
default 0x80000000 if !RISCV_SMODE
|
|
default 0x80200000 if RISCV_SMODE
|
|
|
|
config SPL_TEXT_BASE
|
|
default 0x08000000
|
|
|
|
config SPL_OPENSBI_LOAD_ADDR
|
|
default 0x80000000
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select SIFIVE_FU540
|
|
select SUPPORT_SPL
|
|
select RAM
|
|
select SPL_RAM if SPL
|
|
imply CMD_DHCP
|
|
imply CMD_EXT2
|
|
imply CMD_EXT4
|
|
imply CMD_FAT
|
|
imply CMD_FS_GENERIC
|
|
imply CMD_GPT
|
|
imply PARTITION_TYPE_GUID
|
|
imply CMD_NET
|
|
imply CMD_PING
|
|
imply CMD_SF
|
|
imply CLK_SIFIVE
|
|
imply CLK_SIFIVE_FU540_PRCI
|
|
imply DOS_PARTITION
|
|
imply EFI_PARTITION
|
|
imply IP_DYN
|
|
imply ISO_PARTITION
|
|
imply MACB
|
|
imply MII
|
|
imply NET_RANDOM_ETHADDR
|
|
imply PHY_LIB
|
|
imply PHY_MSCC
|
|
imply SIFIVE_SERIAL
|
|
imply SPI
|
|
imply SPI_SIFIVE
|
|
imply SPI_FLASH
|
|
imply SPI_FLASH_ISSI
|
|
imply MMC
|
|
imply MMC_SPI
|
|
imply MMC_BROKEN_CD
|
|
imply CMD_MMC
|
|
imply DM_GPIO
|
|
imply SIFIVE_GPIO
|
|
imply CMD_GPIO
|
|
imply SMP
|
|
imply MISC
|
|
imply SIFIVE_OTP
|
|
|
|
endif
|