mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 00:18:51 +09:00
![Masahiro Yamada](/assets/img/avatar_default.png)
Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> Acked-by: Simon Glass <sjg@chromium.org>
58 lines
1.2 KiB
C
58 lines
1.2 KiB
C
/*
|
|
* Copyright (C) 2012-2014 Panasonic Corporation
|
|
* Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __PH1_XXX_H
|
|
#define __PH1_XXX_H
|
|
|
|
/*
|
|
* Support Card Select
|
|
*
|
|
* CONFIG_PFC_MICRO_SUPPORT_CARD - Original Micro Support Card made by PFC.
|
|
* CONFIG_DCC_MICRO_SUPPORT_CARD - DCC version Micro Support Card.
|
|
* CPLD is re-programmed for ARIMA board compatibility.
|
|
* No define - No support card.
|
|
*/
|
|
|
|
#if 0
|
|
#define CONFIG_PFC_MICRO_SUPPORT_CARD
|
|
#else
|
|
#define CONFIG_DCC_MICRO_SUPPORT_CARD
|
|
#endif
|
|
|
|
/*
|
|
* Serial Configuration
|
|
* SoC UART : enable CONFIG_UNIPHIER_SERIAL
|
|
* On-board UART: enable CONFIG_SYS_NS16550_SERIAL
|
|
*/
|
|
#if 0
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#endif
|
|
|
|
#define CONFIG_SMC911X
|
|
|
|
#define CONFIG_DDR_NUM_CH0 2
|
|
#define CONFIG_DDR_NUM_CH1 2
|
|
|
|
#define CONFIG_DDR_FREQ 1600
|
|
|
|
#define CONFIG_UNIPHIER_SMP
|
|
|
|
/*
|
|
* Memory Size & Mapping
|
|
*/
|
|
/* Physical start address of SDRAM */
|
|
#define CONFIG_SDRAM0_BASE 0x80000000
|
|
#define CONFIG_SDRAM0_SIZE 0x20000000
|
|
#define CONFIG_SDRAM1_BASE 0xa0000000
|
|
#define CONFIG_SDRAM1_SIZE 0x20000000
|
|
|
|
#define CONFIG_SPL_TEXT_BASE 0x100000
|
|
|
|
#include "uniphier-common.h"
|
|
|
|
#endif /* __PH1_XXX_H */
|