mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
c5f177debc
K2G supports various sysclk frequencies which can be determined using sysboot pins. PLLs should be configured based on this sysclock frequency. Add PLL configurations for all supported sysclk frequencies. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com>
21 lines
365 B
C
21 lines
365 B
C
/*
|
|
* K2G: Clock data
|
|
*
|
|
* (C) Copyright 2015
|
|
* Texas Instruments Incorporated, <www.ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_CLOCK_K2G_H
|
|
#define __ASM_ARCH_CLOCK_K2G_H
|
|
|
|
#define PLLSET_CMD_LIST "<pa|arm|ddr3>"
|
|
|
|
#define DEV_SUPPORTED_SPEEDS 0xff
|
|
#define ARM_SUPPORTED_SPEEDS 0x3ff
|
|
|
|
#define KS2_CLK1_6 sys_clk0_6_clk
|
|
|
|
#endif
|