mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-21 18:39:43 +09:00
eda6fbcc8c
On DRA7, in addition to the regular muxing of pins, an additional hardware module called IODelay which is also expected to be configured. This "IODelay" module has it's own register space that is independent of the control module. It is advocated strongly in TI's official documentation considering the existing design of the DRA7 family of processors during mux or IODelay recalibration, there is a potential for a significant glitch which may cause functional impairment to certain hardware. It is hence recommended to do muxing as part of IOdelay recalibration. IODELAY recalibration sequence: - Complete AVS voltage change on VDD_CORE_L - Unlock IODLAY config registers. - Perform IO delay calibration with predefined values. - Isolate all the IOs - Update the delay mechanism for each IO with new calibrated values. - Configure PAD configuration registers - De-isolate all the IOs. - Relock IODELAY config registers. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Signed-off-by: Nishanth Menon <nm@ti.com> |
||
|---|---|---|
| .. | ||
| am33xx | ||
| bcm281xx | ||
| bcmcygnus | ||
| bcmnsp | ||
| exynos | ||
| iproc-common | ||
| kona-common | ||
| ls102xa | ||
| mx5 | ||
| mx6 | ||
| omap3 | ||
| omap4 | ||
| omap5 | ||
| omap-common | ||
| rmobile | ||
| s5p-common | ||
| s5pc1xx | ||
| stv0991 | ||
| sunxi | ||
| u8500 | ||
| vf610 | ||
| arch_timer.c | ||
| cache_v7.c | ||
| config.mk | ||
| cp15.c | ||
| cpu.c | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| nonsec_virt.S | ||
| psci.S | ||
| start.S | ||
| syslib.c | ||
| virt-dt.c | ||
| virt-v7.c | ||