mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 13:16:16 +09:00
60445cb5c3
This adds a driver for the SPI controller found on most AT91 and AVR32
chips, implementing the new SPI API.
Changed in v4:
- Update to new API
- Handle zero-length transfers appropriately. The user may send a
zero-length SPI transfer with SPI_XFER_END set in order to
deactivate the chip select after a series of transfers with chip
select active. This is useful e.g. when polling the status
register of DataFlash.
Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
36 lines
1.2 KiB
C
36 lines
1.2 KiB
C
/*
|
|
* Copyright (C) 2007 Atmel Corporation
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#ifndef __ASM_AVR32_ARCH_CHIP_FEATURES_H__
|
|
#define __ASM_AVR32_ARCH_CHIP_FEATURES_H__
|
|
|
|
/* Currently, all the AP700x chips have these */
|
|
#define AT32AP700x_CHIP_HAS_USART
|
|
#define AT32AP700x_CHIP_HAS_MMCI
|
|
#define AT32AP700x_CHIP_HAS_SPI
|
|
|
|
/* Only AP7000 has ethernet interface */
|
|
#ifdef CONFIG_AT32AP7000
|
|
#define AT32AP700x_CHIP_HAS_MACB
|
|
#endif
|
|
|
|
#endif /* __ASM_AVR32_ARCH_CHIP_FEATURES_H__ */
|