mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
ec48b6c991
Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex™-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. The patch is adding necessary infrastructure in place without enabling platform which is done in separate patch. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
92 lines
2.1 KiB
C
92 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuration for Xilinx Versal
|
|
* (C) Copyright 2016 - 2018 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* Based on Configuration for Xilinx ZynqMP
|
|
*/
|
|
|
|
#ifndef __XILINX_VERSAL_H
|
|
#define __XILINX_VERSAL_H
|
|
|
|
#define CONFIG_REMAKE_ELF
|
|
|
|
/* #define CONFIG_ARMV8_SWITCH_TO_EL1 */
|
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
#define GICD_BASE 0xF9000000
|
|
#define GICR_BASE 0xF9080000
|
|
|
|
#define CONFIG_SYS_MEMTEST_SCRATCH 0xfffc0000
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0
|
|
#define CONFIG_SYS_MEMTEST_END 1000
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
|
|
|
|
/* Generic Timer Definitions - setup in EL3. Setup by ATF for other cases */
|
|
#if CONFIG_COUNTER_FREQUENCY
|
|
# define COUNTER_FREQUENCY CONFIG_COUNTER_FREQUENCY
|
|
#endif
|
|
|
|
/* Serial setup */
|
|
#define CONFIG_ARM_DCC
|
|
#define CONFIG_CPU_ARMV8
|
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
|
{ 4800, 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
/* BOOTP options */
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_MAY_FAIL
|
|
|
|
#define CONFIG_IP_DEFRAG
|
|
#define CONFIG_TFTP_BLOCKSIZE 4096
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x8000000
|
|
|
|
/* Monitor Command Prompt */
|
|
/* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_CBSIZE 2048
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
#define CONFIG_SYS_MAXARGS 64
|
|
|
|
/* Ethernet driver */
|
|
#if defined(CONFIG_ZYNQ_GEM)
|
|
# define CONFIG_NET_MULTI
|
|
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
|
# define PHY_ANEG_TIMEOUT 20000
|
|
#endif
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN (60 * 1024 * 1024)
|
|
|
|
#define CONFIG_CLOCKS
|
|
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
"fdt_high=10000000\0" \
|
|
"initrd_high=10000000\0" \
|
|
"fdt_addr_r=0x40000000\0" \
|
|
"pxefile_addr_r=0x10000000\0" \
|
|
"kernel_addr_r=0x18000000\0" \
|
|
"scriptaddr=0x02000000\0" \
|
|
"ramdisk_addr_r=0x02100000\0"
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(PXE, pxe, na) \
|
|
func(DHCP, dhcp, na)
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
/* Initial environment variables */
|
|
#ifndef CONFIG_EXTRA_ENV_SETTINGS
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
BOOTENV
|
|
#endif
|
|
|
|
#endif /* __XILINX_VERSAL_H */
|