mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-05 01:33:44 +09:00
e824cf3fb5
The SMBIOS generation code passes pointers as u32. That causes the compiler to warn on casts to pointers. This patch moves all address pointers to uintptr_t instead. Technically u32 would be enough for the current SMBIOS2 style tables, but we may want to extend the code to SMBIOS3 in the future which is 64bit address capable. Signed-off-by: Alexander Graf <agraf@suse.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
96 lines
2.0 KiB
C
96 lines
2.0 KiB
C
/*
|
|
* Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <smbios.h>
|
|
#include <asm/sfi.h>
|
|
#include <asm/mpspec.h>
|
|
#include <asm/tables.h>
|
|
#include <asm/acpi_table.h>
|
|
#include <asm/coreboot_tables.h>
|
|
|
|
static u32 write_smbios_table_wrapper(u32 addr)
|
|
{
|
|
return write_smbios_table(addr);
|
|
}
|
|
|
|
/**
|
|
* Function prototype to write a specific configuration table
|
|
*
|
|
* @addr: start address to write the table
|
|
* @return: end address of the table
|
|
*/
|
|
typedef u32 (*table_write)(u32 addr);
|
|
|
|
static table_write table_write_funcs[] = {
|
|
#ifdef CONFIG_GENERATE_PIRQ_TABLE
|
|
write_pirq_routing_table,
|
|
#endif
|
|
#ifdef CONFIG_GENERATE_SFI_TABLE
|
|
write_sfi_table,
|
|
#endif
|
|
#ifdef CONFIG_GENERATE_MP_TABLE
|
|
write_mp_table,
|
|
#endif
|
|
#ifdef CONFIG_GENERATE_ACPI_TABLE
|
|
write_acpi_tables,
|
|
#endif
|
|
#ifdef CONFIG_GENERATE_SMBIOS_TABLE
|
|
write_smbios_table_wrapper,
|
|
#endif
|
|
};
|
|
|
|
void table_fill_string(char *dest, const char *src, size_t n, char pad)
|
|
{
|
|
int start, len;
|
|
int i;
|
|
|
|
strncpy(dest, src, n);
|
|
|
|
/* Fill the remaining bytes with pad */
|
|
len = strlen(src);
|
|
start = len < n ? len : n;
|
|
for (i = start; i < n; i++)
|
|
dest[i] = pad;
|
|
}
|
|
|
|
void write_tables(void)
|
|
{
|
|
u32 rom_table_start = ROM_TABLE_ADDR;
|
|
u32 rom_table_end;
|
|
#ifdef CONFIG_SEABIOS
|
|
u32 high_table, table_size;
|
|
struct memory_area cfg_tables[ARRAY_SIZE(table_write_funcs) + 1];
|
|
#endif
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(table_write_funcs); i++) {
|
|
rom_table_end = table_write_funcs[i](rom_table_start);
|
|
rom_table_end = ALIGN(rom_table_end, ROM_TABLE_ALIGN);
|
|
|
|
#ifdef CONFIG_SEABIOS
|
|
table_size = rom_table_end - rom_table_start;
|
|
high_table = (u32)high_table_malloc(table_size);
|
|
if (high_table) {
|
|
table_write_funcs[i](high_table);
|
|
|
|
cfg_tables[i].start = high_table;
|
|
cfg_tables[i].size = table_size;
|
|
} else {
|
|
printf("%d: no memory for configuration tables\n", i);
|
|
}
|
|
#endif
|
|
|
|
rom_table_start = rom_table_end;
|
|
}
|
|
|
|
#ifdef CONFIG_SEABIOS
|
|
/* make sure the last item is zero */
|
|
cfg_tables[i].size = 0;
|
|
write_coreboot_table(CB_TABLE_ADDR, cfg_tables);
|
|
#endif
|
|
}
|