mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-14 22:23:56 +09:00
![Jerome Brunet](/assets/img/avatar_default.png)
Adding pinconf support is necessary to enable boot from SPI without breaking the eMMC. When booting from SPI, the ROM code leave pull downs on the eMMC pad. We need to set pinconf provided in DT to solve this Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> [narmstrong: added missing comma in pinctrl-meson-axg-pmx.c]
136 lines
3.6 KiB
C
136 lines
3.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Jerome Brunet <jbrunet@baylibre.com>
|
|
* Copyright (C) 2017 Xingyu Chen <xingyu.chen@amlogic.com>
|
|
*/
|
|
|
|
#include <asm/gpio.h>
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <dm/pinctrl.h>
|
|
#include <linux/io.h>
|
|
#include "pinctrl-meson-axg.h"
|
|
|
|
static int meson_axg_pmx_get_bank(struct udevice *dev, unsigned int pin,
|
|
struct meson_pmx_bank **bank)
|
|
{
|
|
int i;
|
|
struct meson_pinctrl *priv = dev_get_priv(dev);
|
|
struct meson_axg_pmx_data *pmx = priv->data->pmx_data;
|
|
|
|
for (i = 0; i < pmx->num_pmx_banks; i++)
|
|
if (pin >= pmx->pmx_banks[i].first &&
|
|
pin <= pmx->pmx_banks[i].last) {
|
|
*bank = &pmx->pmx_banks[i];
|
|
return 0;
|
|
}
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int meson_axg_pmx_calc_reg_and_offset(struct meson_pmx_bank *bank,
|
|
unsigned int pin,
|
|
unsigned int *reg,
|
|
unsigned int *offset)
|
|
{
|
|
int shift;
|
|
|
|
shift = pin - bank->first;
|
|
|
|
*reg = bank->reg + (bank->offset + (shift << 2)) / 32;
|
|
*offset = (bank->offset + (shift << 2)) % 32;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int meson_axg_pmx_update_function(struct udevice *dev,
|
|
unsigned int pin, unsigned int func)
|
|
{
|
|
struct meson_pinctrl *priv = dev_get_priv(dev);
|
|
struct meson_pmx_bank *bank;
|
|
unsigned int offset;
|
|
unsigned int reg;
|
|
unsigned int tmp;
|
|
int ret;
|
|
|
|
ret = meson_axg_pmx_get_bank(dev, pin, &bank);
|
|
if (ret)
|
|
return ret;
|
|
|
|
meson_axg_pmx_calc_reg_and_offset(bank, pin, ®, &offset);
|
|
|
|
tmp = readl(priv->reg_mux + (reg << 2));
|
|
tmp &= ~(0xf << offset);
|
|
tmp |= (func & 0xf) << offset;
|
|
writel(tmp, priv->reg_mux + (reg << 2));
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int meson_axg_pinmux_group_set(struct udevice *dev,
|
|
unsigned int group_selector,
|
|
unsigned int func_selector)
|
|
{
|
|
struct meson_pinctrl *priv = dev_get_priv(dev);
|
|
const struct meson_pmx_group *group;
|
|
const struct meson_pmx_func *func;
|
|
struct meson_pmx_axg_data *pmx_data;
|
|
int i, ret;
|
|
|
|
group = &priv->data->groups[group_selector];
|
|
pmx_data = (struct meson_pmx_axg_data *)group->data;
|
|
func = &priv->data->funcs[func_selector];
|
|
|
|
debug("pinmux: set group %s func %s\n", group->name, func->name);
|
|
|
|
for (i = 0; i < group->num_pins; i++) {
|
|
ret = meson_axg_pmx_update_function(dev, group->pins[i],
|
|
pmx_data->func);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
const struct pinconf_param meson_axg_pinconf_params[] = {
|
|
{ "bias-disable", PIN_CONFIG_BIAS_DISABLE, 0 },
|
|
{ "bias-pull-up", PIN_CONFIG_BIAS_PULL_UP, 1 },
|
|
{ "bias-pull-down", PIN_CONFIG_BIAS_PULL_DOWN, 1 },
|
|
};
|
|
|
|
const struct pinctrl_ops meson_axg_pinctrl_ops = {
|
|
.get_groups_count = meson_pinctrl_get_groups_count,
|
|
.get_group_name = meson_pinctrl_get_group_name,
|
|
.get_functions_count = meson_pinmux_get_functions_count,
|
|
.get_function_name = meson_pinmux_get_function_name,
|
|
.pinmux_group_set = meson_axg_pinmux_group_set,
|
|
.set_state = pinctrl_generic_set_state,
|
|
.pinconf_params = meson_axg_pinconf_params,
|
|
.pinconf_num_params = ARRAY_SIZE(meson_axg_pinconf_params),
|
|
.pinconf_set = meson_pinconf_set,
|
|
.pinconf_group_set = meson_pinconf_group_set,
|
|
};
|
|
|
|
static int meson_axg_gpio_request(struct udevice *dev,
|
|
unsigned int offset, const char *label)
|
|
{
|
|
return meson_axg_pmx_update_function(dev->parent, offset, 0);
|
|
}
|
|
|
|
static const struct dm_gpio_ops meson_axg_gpio_ops = {
|
|
.request = meson_axg_gpio_request,
|
|
.set_value = meson_gpio_set,
|
|
.get_value = meson_gpio_get,
|
|
.get_function = meson_gpio_get_direction,
|
|
.direction_input = meson_gpio_direction_input,
|
|
.direction_output = meson_gpio_direction_output,
|
|
};
|
|
|
|
const struct driver meson_axg_gpio_driver = {
|
|
.name = "meson-axg-gpio",
|
|
.id = UCLASS_GPIO,
|
|
.probe = meson_gpio_probe,
|
|
.ops = &meson_axg_gpio_ops,
|
|
};
|