mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 11:29:43 +09:00
e84a324ba7
LS1088A is an ARMv8 implementation. The LS1088ARDB is an evaluatoin platform that supports the LS1088A family SoCs. This patch add basic support of the platform. Signed-off-by: Alison Wang <alison.wang@nxp.com> Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: Raghav Dogra <raghav.dogra@nxp.com> Signed-off-by: Shaohui Xie <Shaohui.Xie@nxp.com> [YS: Disabled NAND in board header file] Reviewed-by: York Sun <york.sun@nxp.com> WIP: disable NAND for LS1088ARDB
67 lines
1.7 KiB
Plaintext
67 lines
1.7 KiB
Plaintext
Overview
|
|
--------
|
|
The LS1088A Reference Design (RDB) is a high-performance computing,
|
|
evaluation, and development platform that supports ARM SoC LS1088A and its
|
|
derivatives.
|
|
|
|
|
|
LS1088A SoC Overview
|
|
--------------------------------------
|
|
Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc
|
|
|
|
RDB Default Switch Settings (1: ON; 0: OFF)
|
|
-------------------------------------------
|
|
|
|
For QSPI Boot
|
|
SW1 0011 0001
|
|
SW2 x100 0000
|
|
SW3 1111 0010
|
|
SW4 1001 0011
|
|
SW5 1111 0000
|
|
|
|
For SD Boot
|
|
SW1 0010 0000
|
|
SW2 0100 0000
|
|
SW3 1111 0010
|
|
SW4 1001 0011
|
|
SW5 1111 0000
|
|
|
|
For eMMC Boot
|
|
SW1 0010 0000
|
|
SW2 1100 0000
|
|
SW3 1111 0010
|
|
SW4 1001 0011
|
|
SW5 1111 0000
|
|
|
|
Alternately you can use this command to switch from QSPI to SD
|
|
|
|
=> i2c mw 66 0x60 0x20; i2c mw 66 10 10;i2c mw 66 10 21
|
|
|
|
LS1088ARDB board Overview
|
|
-------------------------
|
|
- SERDES Connections, 16 lanes supporting:
|
|
- PCI Express - 3.0
|
|
- SATA 3.0
|
|
- XFI
|
|
- QSGMII
|
|
- DDR Controller
|
|
- One ports of 72-bits (8-bits ECC, 64-bits DATA) DDR4. Each port supports four
|
|
chip-selects on one DIMM connector. Support is up to 2133MT/s, Although MAX default
|
|
with FSL refernce software is 2100MT/s
|
|
- 2 QSPI-NOR Spansion(S25FS512SDSMFI011) flash of size 64MB
|
|
- IFC/Local Bus
|
|
- One 2 GB NAND flash with ECC support, not as boot source
|
|
- CPLD of size 2K
|
|
- USB 3.0
|
|
- Two high speed USB 3.0 ports
|
|
- First USB 3.0 port configured as Host with Type-A connector
|
|
- Second USB 3.0 port configured as OTG with micro-AB connector
|
|
- SDHC/eMMC
|
|
- SDHC slot and onboard eMMC are muxed together
|
|
- 4 I2C controllers
|
|
- Two SATA onboard connectors
|
|
- 2 UART
|
|
- JTAG support
|
|
- QSPI emulator support
|
|
- TDM riser support
|