mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
2acc24fc28
The bounce buffer is used by a few drivers (most of the MMC drivers) to overcome limitations in their respective DMA implementation. This moves the configuration to Kconfig and makes it user-selectable (even though it will be a required feature to make those drivers work): the expected usage is for drivers depending on this to 'select' it unconditionally from their respective Kconfig (see follow-up patches). This commit includes a full migration using moveconfig.py to ensure that each commit compiles. To ensure bisectability we update dependencies of various drivers to now select BOUNCE_BUFFER when needed. [trini: Squash all patches to ensure bisectability] Signed-off-by: Tom Rini <trini@konsulko.com> Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Otavio Salvador <otavio@ossystems.com.br> [dw_mmc portion] Reviewed-by: Fabio Estevam <festevam@gmail.com> [mxsmmc portion] Reviewed-by: Simon Glass <sjg@chromium.org> [tegra portion]
77 lines
2.0 KiB
C
77 lines
2.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2015 Google, Inc
|
|
*/
|
|
|
|
#ifndef __CONFIG_RK3288_COMMON_H
|
|
#define __CONFIG_RK3288_COMMON_H
|
|
|
|
#include <asm/arch/hardware.h>
|
|
#include "rockchip-common.h"
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
|
|
#define CONFIG_SYS_MALLOC_LEN (32 << 20)
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
|
|
#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
|
|
#define CONFIG_SYS_TIMER_BASE 0xff810020 /* TIMER7 */
|
|
#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
|
|
|
|
#ifdef CONFIG_SPL_ROCKCHIP_BACK_TO_BROM
|
|
/* Bootrom will load u-boot binary to 0x0 once return from SPL */
|
|
#endif
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x00100000
|
|
#define CONFIG_SYS_LOAD_ADDR 0x00800800
|
|
#define CONFIG_SPL_STACK 0xff718000
|
|
#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_TPL_BOOTROM_SUPPORT)
|
|
# define CONFIG_SPL_TEXT_BASE 0x0
|
|
#else
|
|
# define CONFIG_SPL_TEXT_BASE 0xff704000
|
|
#endif
|
|
|
|
/* RAW SD card / eMMC locations. */
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10)
|
|
|
|
/* FAT sd card locations. */
|
|
#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
|
|
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
#define SDRAM_BANK_SIZE (2UL << 30)
|
|
#define SDRAM_MAX_SIZE 0xfe000000
|
|
|
|
#define CONFIG_SPI_FLASH
|
|
#define CONFIG_SF_DEFAULT_SPEED 20000000
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
/* usb otg */
|
|
|
|
/* usb mass storage */
|
|
#define CONFIG_CMD_USB_MASS_STORAGE
|
|
|
|
/* usb host support */
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
"scriptaddr=0x00000000\0" \
|
|
"pxefile_addr_r=0x00100000\0" \
|
|
"fdt_addr_r=0x01f00000\0" \
|
|
"kernel_addr_r=0x02000000\0" \
|
|
"ramdisk_addr_r=0x04000000\0"
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
/* Linux fails to load the fdt if it's loaded above 256M on a Rock 2 board, so
|
|
* limit the fdt reallocation to that */
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"fdt_high=0x0fffffff\0" \
|
|
"initrd_high=0x0fffffff\0" \
|
|
"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
|
|
"partitions=" PARTS_DEFAULT \
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
ROCKCHIP_DEVICE_SETTINGS \
|
|
BOOTENV
|
|
#endif
|
|
|
|
#define CONFIG_PREBOOT
|
|
|
|
#endif
|