mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
94db5120d8
Add the dts files to support deivce tree, update the configuration files to support the device tree and driver model. The peripheral clock and pins configuration are handled by the clock and the pinctrl drivers respectively. Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com> Reviewed-by: Simon Glass <sjg@chromium.org>
95 lines
1.4 KiB
Plaintext
95 lines
1.4 KiB
Plaintext
/*
|
|
* ethernut5.dts - Device Tree file for Ethernut 5 board
|
|
*
|
|
* Copyright (C) 2012 egnite GmbH <info@egnite.de>
|
|
*
|
|
* Licensed under GPLv2.
|
|
*/
|
|
/dts-v1/;
|
|
#include "at91sam9xe.dtsi"
|
|
|
|
/ {
|
|
model = "Ethernut 5";
|
|
compatible = "egnite,ethernut5", "atmel,at91sam9260", "atmel,at91sam9";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200 root=/dev/mtdblock0 rw rootfstype=jffs2";
|
|
};
|
|
|
|
memory {
|
|
reg = <0x20000000 0x08000000>;
|
|
};
|
|
|
|
clocks {
|
|
slow_xtal {
|
|
clock-frequency = <32768>;
|
|
};
|
|
|
|
main_xtal {
|
|
clock-frequency = <18432000>;
|
|
};
|
|
};
|
|
|
|
ahb {
|
|
apb {
|
|
dbgu: serial@fffff200 {
|
|
status = "okay";
|
|
};
|
|
|
|
usart0: serial@fffb0000 {
|
|
status = "okay";
|
|
};
|
|
|
|
usart1: serial@fffb4000 {
|
|
status = "okay";
|
|
};
|
|
|
|
macb0: ethernet@fffc4000 {
|
|
phy-mode = "rmii";
|
|
status = "okay";
|
|
};
|
|
|
|
usb1: gadget@fffa4000 {
|
|
atmel,vbus-gpio = <&pioC 5 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
nand0: nand@40000000 {
|
|
nand-bus-width = <8>;
|
|
nand-ecc-mode = "soft";
|
|
nand-on-flash-bbt;
|
|
status = "okay";
|
|
|
|
gpios = <0
|
|
&pioC 14 GPIO_ACTIVE_HIGH
|
|
0
|
|
>;
|
|
|
|
root@0 {
|
|
label = "root";
|
|
reg = <0x0 0x08000000>;
|
|
};
|
|
|
|
data@20000 {
|
|
label = "data";
|
|
reg = <0x08000000 0x38000000>;
|
|
};
|
|
};
|
|
|
|
usb0: ohci@00500000 {
|
|
num-ports = <2>;
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
i2c-gpio-0 {
|
|
status = "okay";
|
|
|
|
pcf8563@50 {
|
|
compatible = "nxp,pcf8563";
|
|
reg = <0x51>;
|
|
};
|
|
};
|
|
};
|