mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 21:33:24 +09:00
![Hou Zhiqiang](/assets/img/avatar_default.png)
P1010RDB implements 3 enhanced three-speed Ethernet controllers, and the connection is shown below: eTSEC1: Connected to RGMII PHY AR8033 eTSEC2: Connected to SGMII PHY AR8033 eTSEC3: Connected to SGMII PHY AR8033 Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> [Rebased] Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
82 lines
1.1 KiB
Plaintext
82 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* P1010RDB Device Tree Source
|
|
*
|
|
* Copyright 2020 NXP
|
|
*/
|
|
/ {
|
|
aliases {
|
|
spi0 = &espi0;
|
|
};
|
|
};
|
|
|
|
&soc {
|
|
mdio@24000 {
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0x1>;
|
|
};
|
|
|
|
phy1: ethernet-phy@1 {
|
|
reg = <0x0>;
|
|
};
|
|
|
|
phy2: ethernet-phy@2 {
|
|
reg = <0x2>;
|
|
};
|
|
|
|
tbi-phy@3 {
|
|
device_type = "tbi-phy";
|
|
reg = <0x3>;
|
|
};
|
|
};
|
|
|
|
mdio@25000 {
|
|
tbi0: tbi-phy@11 {
|
|
reg = <0x11>;
|
|
device_type = "tbi-phy";
|
|
};
|
|
};
|
|
|
|
mdio@26000 {
|
|
tbi1: tbi-phy@11 {
|
|
reg = <0x11>;
|
|
device_type = "tbi-phy";
|
|
};
|
|
};
|
|
|
|
enet0: ethernet@b0000 {
|
|
phy-handle = <&phy0>;
|
|
phy-connection-type = "rgmii-id";
|
|
};
|
|
|
|
enet1: ethernet@b1000 {
|
|
phy-handle = <&phy1>;
|
|
tbi-handle = <&tbi0>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
enet2: ethernet@b2000 {
|
|
phy-handle = <&phy2>;
|
|
tbi-handle = <&tbi1>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
i2c@3000 {
|
|
rtc@68 {
|
|
compatible = "pericom,pt7c4338";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
spi@7000 {
|
|
status = "okay";
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>; /* input clock */
|
|
};
|
|
};
|
|
};
|