mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
de811ee46c
The versaclock doesn't have a driver yet, but there are a bunch of device tree updates for the Beacon RZ/G2 boards that won't compile without these. A driver is coming, so sync the bindings for now Signed-off-by: Adam Ford <aford173@gmail.com>
14 lines
280 B
C
14 lines
280 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
/* This file defines field values used by the versaclock 6 family
|
|
* for defining output type
|
|
*/
|
|
|
|
#define VC5_LVPECL 0
|
|
#define VC5_CMOS 1
|
|
#define VC5_HCSL33 2
|
|
#define VC5_LVDS 3
|
|
#define VC5_CMOS2 4
|
|
#define VC5_CMOSD 5
|
|
#define VC5_HCSL25 6
|