mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
8613c8d897
Use the _ptr suffixed variant instead of casting. Also, convert it to
dev_read_addr_ptr(), which is safe to CONFIG_OF_LIVE.
One curious part is an error check like follows in
drivers/watchdog/omap_wdt.c:
priv->regs = (struct wd_timer *)devfdt_get_addr(dev);
if (!priv->regs)
return -EINVAL;
devfdt_get_addr() returns FDT_ADDR_T_NONE (i.e. -1) on error.
So, this code does not catch any error in DT parsing.
dev_read_addr_ptr() returns NULL on error, so this error check
will work.
I generated this commit by the following command:
$ find . -name .git -prune -o -name '*.[ch]' -type f -print | \
xargs sed -i -e 's/([^*)]*\*)devfdt_get_addr(/dev_read_addr_ptr(/'
I manually fixed drivers/usb/host/ehci-mx6.c
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
122 lines
2.7 KiB
C
122 lines
2.7 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Stefan Roese <sr@denx.de>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <errno.h>
|
|
#include <linux/bitops.h>
|
|
|
|
#define MVEBU_GPIOS_PER_BANK 32
|
|
|
|
struct mvebu_gpio_regs {
|
|
u32 data_out;
|
|
u32 io_conf;
|
|
u32 blink_en;
|
|
u32 in_pol;
|
|
u32 data_in;
|
|
};
|
|
|
|
struct mvebu_gpio_priv {
|
|
struct mvebu_gpio_regs *regs;
|
|
char name[2];
|
|
};
|
|
|
|
static int mvebu_gpio_direction_input(struct udevice *dev, unsigned int gpio)
|
|
{
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
struct mvebu_gpio_regs *regs = priv->regs;
|
|
|
|
setbits_le32(®s->io_conf, BIT(gpio));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mvebu_gpio_direction_output(struct udevice *dev, unsigned gpio,
|
|
int value)
|
|
{
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
struct mvebu_gpio_regs *regs = priv->regs;
|
|
|
|
if (value)
|
|
setbits_le32(®s->data_out, BIT(gpio));
|
|
else
|
|
clrbits_le32(®s->data_out, BIT(gpio));
|
|
clrbits_le32(®s->io_conf, BIT(gpio));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mvebu_gpio_get_function(struct udevice *dev, unsigned gpio)
|
|
{
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
struct mvebu_gpio_regs *regs = priv->regs;
|
|
u32 val;
|
|
|
|
val = readl(®s->io_conf) & BIT(gpio);
|
|
if (val)
|
|
return GPIOF_INPUT;
|
|
else
|
|
return GPIOF_OUTPUT;
|
|
}
|
|
|
|
static int mvebu_gpio_set_value(struct udevice *dev, unsigned gpio,
|
|
int value)
|
|
{
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
struct mvebu_gpio_regs *regs = priv->regs;
|
|
|
|
if (value)
|
|
setbits_le32(®s->data_out, BIT(gpio));
|
|
else
|
|
clrbits_le32(®s->data_out, BIT(gpio));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mvebu_gpio_get_value(struct udevice *dev, unsigned gpio)
|
|
{
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
struct mvebu_gpio_regs *regs = priv->regs;
|
|
|
|
return !!(readl(®s->data_in) & BIT(gpio));
|
|
}
|
|
|
|
static int mvebu_gpio_probe(struct udevice *dev)
|
|
{
|
|
struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
|
|
struct mvebu_gpio_priv *priv = dev_get_priv(dev);
|
|
|
|
priv->regs = dev_read_addr_ptr(dev);
|
|
uc_priv->gpio_count = MVEBU_GPIOS_PER_BANK;
|
|
priv->name[0] = 'A' + dev->req_seq;
|
|
uc_priv->bank_name = priv->name;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct dm_gpio_ops mvebu_gpio_ops = {
|
|
.direction_input = mvebu_gpio_direction_input,
|
|
.direction_output = mvebu_gpio_direction_output,
|
|
.get_function = mvebu_gpio_get_function,
|
|
.get_value = mvebu_gpio_get_value,
|
|
.set_value = mvebu_gpio_set_value,
|
|
};
|
|
|
|
static const struct udevice_id mvebu_gpio_ids[] = {
|
|
{ .compatible = "marvell,orion-gpio" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(gpio_mvebu) = {
|
|
.name = "gpio_mvebu",
|
|
.id = UCLASS_GPIO,
|
|
.of_match = mvebu_gpio_ids,
|
|
.ops = &mvebu_gpio_ops,
|
|
.probe = mvebu_gpio_probe,
|
|
.priv_auto_alloc_size = sizeof(struct mvebu_gpio_priv),
|
|
};
|