mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-17 00:26:16 +09:00
a184fb8e96
The driver for Linux is out of control of Socionext, so set up reset / clock in here. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
30 lines
509 B
C
30 lines
509 B
C
/*
|
|
* Copyright (C) 2017 Socionext Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "../init.h"
|
|
#include "../sc64-regs.h"
|
|
|
|
#define SDCTRL_EMMC_HW_RESET 0x59810280
|
|
|
|
void uniphier_ld20_clk_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
tmp = readl(SC_RSTCTRL6);
|
|
tmp |= BIT(8); /* Mali */
|
|
writel(tmp, SC_RSTCTRL6);
|
|
|
|
tmp = readl(SC_CLKCTRL6);
|
|
tmp |= BIT(8); /* Mali */
|
|
writel(tmp, SC_CLKCTRL6);
|
|
|
|
/* TODO: use "mmc-pwrseq-emmc" */
|
|
writel(1, SDCTRL_EMMC_HW_RESET);
|
|
}
|