mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
![]() We must invalidate TLBs before MMU turn on, but currently the code is not, if there are some stale TLB entry valid in the TLBs, it will cause strange issue. Signed-off-by: Dave Liu <daveliu@freescale.com> Acked-by: Becky Bruce <becky.bruce@freescale.com> |
||
---|---|---|
.. | ||
cache.S | ||
config.mk | ||
cpu_init.c | ||
cpu.c | ||
ddr-8641.c | ||
fdt.c | ||
interrupts.c | ||
Makefile | ||
speed.c | ||
start.S | ||
traps.c |