mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
d1001e3f0c
Create new files to handle 2nd generation Chassis as the registers are organized differently. - Add SerDes protocol parsing and detection - Add support of 4 SerDes - Add CPRI protocol in fsl_serdes.h The Common Public Radio Interface (CPRI) is publicly available specification that standardizes the protocol interface between the radio equipment control (REC) and the radio equipment (RE) in wireless basestations. This allows interoperability of equipment from different vendors,and preserves the software investment made by wireless service providers. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
42 lines
1.3 KiB
C
42 lines
1.3 KiB
C
/*
|
|
* Copyright 2009-2010 Freescale Semiconductor, Inc.
|
|
*
|
|
* Author: Roy Zang <tie-fei.zang@freescale.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __FSL_CORENET_SERDES_H
|
|
#define __FSL_CORENET_SERDES_H
|
|
|
|
enum srds_bank {
|
|
FSL_SRDS_BANK_1 = 0,
|
|
FSL_SRDS_BANK_2 = 1,
|
|
FSL_SRDS_BANK_3 = 2,
|
|
};
|
|
|
|
int is_serdes_prtcl_valid(u32 prtcl);
|
|
int serdes_get_lane_idx(int lane);
|
|
int serdes_get_bank_by_lane(int lane);
|
|
int serdes_lane_enabled(int lane);
|
|
enum srds_prtcl serdes_get_prtcl(int cfg, int lane);
|
|
|
|
#ifdef CONFIG_SYS_P4080_ERRATUM_SERDES8
|
|
extern uint16_t srds_lpd_b[SRDS_MAX_BANK];
|
|
#endif
|
|
|
|
#endif /* __FSL_CORENET_SERDES_H */
|