mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
![Masahiro Yamada](/assets/img/avatar_default.png)
Since commit 0e7368c6c4
(kbuild: prepare for moving headers into
mach-*/include/mach), we can replace #include <asm/arch/*.h> with
<mach/*.h> so we do not need to create the symbolic link during the
build.
Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
155 lines
3.3 KiB
C
155 lines
3.3 KiB
C
/*
|
|
* Copyright (C) 2012-2014 Panasonic Corporation
|
|
* Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/armv7.h>
|
|
#include <mach/ssc-regs.h>
|
|
|
|
#ifdef CONFIG_UNIPHIER_L2CACHE_ON
|
|
static void uniphier_cache_maint_all(u32 operation)
|
|
{
|
|
/* try until the command is successfully set */
|
|
do {
|
|
writel(SSCOQM_S_ALL | SSCOQM_CE | operation, SSCOQM);
|
|
} while (readl(SSCOPPQSEF) & (SSCOPPQSEF_FE | SSCOPPQSEF_OE));
|
|
|
|
/* wait until the operation is completed */
|
|
while (readl(SSCOLPQS) != SSCOLPQS_EF)
|
|
;
|
|
|
|
/* clear the complete notification flag */
|
|
writel(SSCOLPQS_EF, SSCOLPQS);
|
|
|
|
writel(SSCOPE_CM_SYNC, SSCOPE); /* drain internal buffers */
|
|
readl(SSCOPE); /* need a read back to confirm */
|
|
}
|
|
|
|
void v7_outer_cache_flush_all(void)
|
|
{
|
|
uniphier_cache_maint_all(SSCOQM_CM_WB_INV);
|
|
}
|
|
|
|
void v7_outer_cache_inval_all(void)
|
|
{
|
|
uniphier_cache_maint_all(SSCOQM_CM_INV);
|
|
}
|
|
|
|
static void __uniphier_cache_maint_range(u32 start, u32 size, u32 operation)
|
|
{
|
|
/* try until the command is successfully set */
|
|
do {
|
|
writel(SSCOQM_S_ADDRESS | SSCOQM_CE | operation, SSCOQM);
|
|
writel(start, SSCOQAD);
|
|
writel(size, SSCOQSZ);
|
|
|
|
} while (readl(SSCOPPQSEF) & (SSCOPPQSEF_FE | SSCOPPQSEF_OE));
|
|
|
|
/* wait until the operation is completed */
|
|
while (readl(SSCOLPQS) != SSCOLPQS_EF)
|
|
;
|
|
|
|
/* clear the complete notification flag */
|
|
writel(SSCOLPQS_EF, SSCOLPQS);
|
|
}
|
|
|
|
static void uniphier_cache_maint_range(u32 start, u32 end, u32 operation)
|
|
{
|
|
u32 size;
|
|
|
|
/*
|
|
* If start address is not aligned to cache-line,
|
|
* do cache operation for the first cache-line
|
|
*/
|
|
start = start & ~(SSC_LINE_SIZE - 1);
|
|
|
|
if (start == 0 && end >= (u32)(-SSC_LINE_SIZE)) {
|
|
/* this means cache operation for all range */
|
|
uniphier_cache_maint_all(operation);
|
|
return;
|
|
}
|
|
|
|
/*
|
|
* If end address is not aligned to cache-line,
|
|
* do cache operation for the last cache-line
|
|
*/
|
|
size = (end - start + SSC_LINE_SIZE - 1) & ~(SSC_LINE_SIZE - 1);
|
|
|
|
while (size) {
|
|
u32 chunk_size = size > SSC_RANGE_OP_MAX_SIZE ?
|
|
SSC_RANGE_OP_MAX_SIZE : size;
|
|
__uniphier_cache_maint_range(start, chunk_size, operation);
|
|
|
|
start += chunk_size;
|
|
size -= chunk_size;
|
|
}
|
|
|
|
writel(SSCOPE_CM_SYNC, SSCOPE); /* drain internal buffers */
|
|
readl(SSCOPE); /* need a read back to confirm */
|
|
}
|
|
|
|
void v7_outer_cache_flush_range(u32 start, u32 end)
|
|
{
|
|
uniphier_cache_maint_range(start, end, SSCOQM_CM_WB_INV);
|
|
}
|
|
|
|
void v7_outer_cache_inval_range(u32 start, u32 end)
|
|
{
|
|
uniphier_cache_maint_range(start, end, SSCOQM_CM_INV);
|
|
}
|
|
|
|
void v7_outer_cache_enable(void)
|
|
{
|
|
u32 tmp;
|
|
tmp = readl(SSCC);
|
|
tmp |= SSCC_ON;
|
|
writel(tmp, SSCC);
|
|
}
|
|
#endif
|
|
|
|
void v7_outer_cache_disable(void)
|
|
{
|
|
u32 tmp;
|
|
tmp = readl(SSCC);
|
|
tmp &= ~SSCC_ON;
|
|
writel(tmp, SSCC);
|
|
}
|
|
|
|
void wakeup_secondary(void);
|
|
|
|
void enable_caches(void)
|
|
{
|
|
uint32_t reg;
|
|
|
|
#ifdef CONFIG_UNIPHIER_SMP
|
|
/*
|
|
* The secondary CPU must move to DDR,
|
|
* before L2 disable.
|
|
* On SPL, the Page Table is located on the L2.
|
|
*/
|
|
wakeup_secondary();
|
|
#endif
|
|
/*
|
|
* UniPhier SoCs must use L2 cache for init stack pointer.
|
|
* We disable L2 and L1 in this order.
|
|
* If CONFIG_SYS_DCACHE_OFF is not defined,
|
|
* caches are enabled again with a new page table.
|
|
*/
|
|
|
|
/* L2 disable */
|
|
v7_outer_cache_disable();
|
|
|
|
/* L1 disable */
|
|
reg = get_cr();
|
|
reg &= ~(CR_C | CR_M);
|
|
set_cr(reg);
|
|
|
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
|
dcache_enable();
|
|
#endif
|
|
}
|