mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
d1c559af5f
Restructure misc driver in the preparation to support A10. Move the Gen5 specific code to gen5 file. Change all uint32_t_to u32. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
25 lines
866 B
Makefile
25 lines
866 B
Makefile
#
|
|
# (C) Copyright 2000-2003
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-y += misc.o timer.o reset_manager.o clock_manager.o \
|
|
fpga_manager.o board.o
|
|
|
|
obj-$(CONFIG_SPL_BUILD) += spl.o freeze_controller.o
|
|
|
|
# QTS-generated config file wrappers
|
|
obj-$(CONFIG_TARGET_SOCFPGA_GEN5) += scan_manager.o wrap_pll_config.o \
|
|
clock_manager_gen5.o reset_manager_gen5.o \
|
|
misc_gen5.o system_manager_gen5.o
|
|
obj-$(CONFIG_SPL_BUILD) += wrap_iocsr_config.o wrap_pinmux_config.o \
|
|
wrap_sdram_config.o
|
|
CFLAGS_wrap_iocsr_config.o += -I$(srctree)/board/$(BOARDDIR)
|
|
CFLAGS_wrap_pinmux_config.o += -I$(srctree)/board/$(BOARDDIR)
|
|
CFLAGS_wrap_pll_config.o += -I$(srctree)/board/$(BOARDDIR)
|
|
CFLAGS_wrap_sdram_config.o += -I$(srctree)/board/$(BOARDDIR)
|