mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-29 16:10:24 +09:00
d7f2d23ce4
We needs SPL LIBCOMMON and LIBGENERIC for all boards, so we can enable them by default and no need to define in each board. Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
100 lines
2.4 KiB
Plaintext
100 lines
2.4 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
|
CONFIG_ROCKCHIP_RK3368=y
|
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
|
|
CONFIG_TPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_TPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_SPL_STACK_R_ADDR=0x600000
|
|
CONFIG_SPL=y
|
|
CONFIG_DEBUG_UART_BASE=0xFF180000
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
|
CONFIG_SMBIOS_PRODUCT_NAME="sheep_rk3368"
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_ANDROID_BOOT_IMAGE=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
CONFIG_SPL_FIT_SOURCE="board/theobroma-systems/lion_rk3368/fit_spl_atf.its"
|
|
CONFIG_BOOTSTAGE=y
|
|
CONFIG_SPL_BOOTSTAGE=y
|
|
CONFIG_BOOTSTAGE_REPORT=y
|
|
CONFIG_BOOTSTAGE_FDT=y
|
|
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3368-lion-haikou.dtb"
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_ARCH_EARLY_INIT_R=y
|
|
CONFIG_SPL_TEXT_BASE=0x00000000
|
|
CONFIG_SPL_BOOTROM_SUPPORT=y
|
|
# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
# CONFIG_SPL_LEGACY_IMAGE_SUPPORT is not set
|
|
CONFIG_TPL_SYS_MALLOC_SIMPLE=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
|
|
CONFIG_SPL_ATF=y
|
|
CONFIG_TPL=y
|
|
CONFIG_TPL_BOOTROM_SUPPORT=y
|
|
CONFIG_TPL_DRIVERS_MISC_SUPPORT=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_BOOTSTAGE=y
|
|
CONFIG_CMD_REGULATOR=y
|
|
CONFIG_CMD_MTDPARTS=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_TPL_OF_CONTROL=y
|
|
CONFIG_OF_LIVE=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3368-lion"
|
|
CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent"
|
|
CONFIG_TPL_OF_PLATDATA=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_TPL_DM=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SPL_REGMAP=y
|
|
CONFIG_TPL_REGMAP=y
|
|
CONFIG_SYSCON=y
|
|
CONFIG_SPL_SYSCON=y
|
|
CONFIG_TPL_SYSCON=y
|
|
CONFIG_CLK=y
|
|
CONFIG_SPL_CLK=y
|
|
CONFIG_TPL_CLK=y
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
CONFIG_MMC_DW=y
|
|
CONFIG_MMC_DW_ROCKCHIP=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
|
CONFIG_PHY_MICREL=y
|
|
CONFIG_PHY_MICREL_KSZ90X1=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_RGMII=y
|
|
CONFIG_GMAC_ROCKCHIP=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
CONFIG_DM_PMIC=y
|
|
CONFIG_PMIC_RK8XX=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_RAM=y
|
|
CONFIG_SPL_RAM=y
|
|
CONFIG_TPL_RAM=y
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
|
CONFIG_DEBUG_UART_SKIP_INIT=y
|
|
CONFIG_ROCKCHIP_SPI=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_TIMER=y
|
|
CONFIG_SPL_TIMER=y
|
|
CONFIG_TPL_TIMER=y
|
|
CONFIG_ROCKCHIP_TIMER=y
|
|
CONFIG_USE_TINY_PRINTF=y
|
|
CONFIG_SPL_TINY_MEMSET=y
|
|
CONFIG_LZO=y
|
|
CONFIG_ERRNO_STR=y
|
|
CONFIG_SMBIOS_MANUFACTURER="rockchip"
|